

Features

- Compliant with USB specification v1.1/v2.0.
- Compliant with USB audio device class specification v1.0.
- Compliant with USB HID device class specification v1.11.
- Compatible with Win2K/WinXP/Vista/Windows7 and MacOS9.2.1/MacOS10.2 without additional driver.
- 48K, 24K, 12K, 32K, 16K, 8K, 44.1K and 22.05K audio sampling rate for both playback and recording.
- Digital audio IIS/Left_justified/PCM master interface.
- Support multi-type 16-bits audio application:
 - Stereo audio output.
 - Stereo audio output.
 - Stereo audio input.
 - Stereo audio output and mono audio input.
 - Mono audio output and stereo audio input.
 - Mono audio output and Mono audio input.
 - Stereo audio input loop back to stereo audio output.
- MCU resource
 - 1-T 8051 CPU Core
 - 16K bytes of on-chip Flash program memory with space configurable ISP/IAP function
 - 256 bytes internal scratch-pad RAM
 - Dual DPTR (Data Pointer register)
 - Rich I/O ports to implement HID device (Keyboard, Mice.....)
 - KBI, Keypad interrupts on Port0.
 - Three 16-bits Timers, TM0, TM1 and TM2
 - Two-priority-level interrupts structure.
 - Additional external interrupts, INT2 and INT3 with high-level/rising-edge trigger option.
 - Enhanced UART up to baud rate 115200 and down to 1200.
 - SPI Master/Slave interface.
 - Two-wire serial interface (TWSI) with master/slave mode.
 - One-time-enabled Watch-dog Timer (WDT)
 - Programmable system clock
 - Power saving modes
 - Idle mode, it can be wakeup by all interrupt source.
 - Power-down mode, it can be wakeup by external interrupt, KBI and USB bus event.
- USB specification 2.0 and 1.1 compliant
 - Built in full speed (12Mbps) USB transceiver
 - Intel 8X931 like USB control flow
 - Four additional USB endpoint to extend application:
 - Maximum 64 bytes data in EP0 control-in/out buffer
 - Maximum 64 bytes data in EP1 bulk/interrupt-in buffer
 - Maximum 64 bytes data in EP2 bulk/interrupt-in buffer, it could be configured to two 32 bytes dual-buffer-mode in bulk operating.
 - Maximum 64 bytes data in EP3 bulk/interrupt-out buffer, it could be configured to two 32 bytes dual-buffer-mode in bulk operating. Additionally, it also can be configured to an interrupt-in buffer on EP3

This document contains information on a new product under development by Megawin. Megawin reserves the right to change or discontinue this product without notice.

© Megawin Technology Co., Ltd. 2008 All rights reserved.



2008/12. version 1.0

MEGAWIN

function.

➤ EP4 & EP5 are fixed on the stream pipes for audio-out/audio-in application.

- Supports USB suspend/resume and remote wake-up event
- Software-controlled USB connection/disconnection mechanism
- Support USB DFU (Device Firmware Update)

- Power saving modes
 - Idle mode
 - Power-down mode
- Operating voltage
 - 2.4 ~ 5.5V on VDD_IO, 2.7V ~ 3.6V on VDD_CORE and VDD_PLL, 3.0V~3.6V on VDDA.
 - Built-in Low-Voltage Reset circuit.
- Operating temperature
 - Industrial (-40°C to +85°C)*
- Maximum operating frequency
 - Up to 24MHz, Industrial range
- Flash Quality criterion:
 - Flash data endurance: 20K erase/write cycles
 - Flash data retention: 100 years under room temperature
- 2-level code protection: SB (code scrambled) & LOCK (code locked)
- Package:
 - ◆ LQFP-48: MG84FL54RBD

Part Number	Temperature Range	Package	Packing	Operation Voltage
MG84FL54RBD	-40°C~+85°C	LQFP-48	Tray	3.3V

*: Tested by sampling.

Index

Features	1
1. General Description	7
2. Block Diagram	8
3. Application Diagrams	9
3.1. For USB Audio Playback	9
3.2. For USB Audio Recorder	9
3.3. For USB Headset.....	9
3.4. For USB Speak Phone	9
3.5. For USB Docking Speaker.....	10
3.6. Dongle End for Wireless USB Audio.....	10
3.7. Device End for Wireless USB Audio	10
4. Pin Configurations	11
4.1. Pin-out for 48-pin Package	11
4.2. Pin Description.....	12
5. Hardware Option.....	14
6. Memory Organization.....	16
6.1. Program Memory	16
6.2. Data Memory	17
6.3. Declaration Identifiers in a C51-Compiler	18
7. Special Function Registers (SFRs).....	20
7.1. SFR Mapping.....	20
7.2. The Standard 8051 SFRs	21
7.2.1. C51 Core Registers	21
7.3. The Auxiliary SFRs	23
8. System Clock.....	25
8.1. Programmable System Clock	25
8.2. On-chip XTAL Oscillating Driving Control	25
8.3. Clock Register	26
9. Reset Sources	27
9.1. External Reset	27
9.2. Power-on Reset.....	27
9.3. Watchdog Timer Reset	27
9.4. Software Reset	28
10. Dual Data Pointer Register (DPTR)	29
11. Configurable I/O Ports	30
11.1. Port Configurations	30
11.1.1. Quasi-bidirectional.....	30
11.1.2. Open-Drain Output	31
11.1.3. Input-Only (Hi-Z)	31
11.1.4. Push-Pull Output.....	31
11.2. Maximum Ratings for Port Outputs.....	32
11.3. Port Register.....	32
12. Three 16-bit Timers.....	34
12.1. Timer 0 and Timer 1	34
12.1.1. Mode 0: 13-bit Counter.....	34
12.1.2. Mode 1: 16-bit Counter.....	35
12.1.3. Mode 2: 8-bit Auto-reload	35
12.1.4. Mode 3: Timer 0 as Two 8-bit Counter	36
12.1.5. Programmable Clock Output from Timer 0.....	36

12.1.6. Timer 0/1 Register	36
12.2. Timer 2	38
12.2.1. Capture Mode (CP)	38
12.2.2. Auto-Reload Mode (AR)	39
12.2.3. Baud-Rate Generator Mode (BRG)	40
12.2.4. Programmable Clock Output from Timer 2	41
12.2.5. Timer 2 Register	41
13. Serial Port (UART)	43
13.1. Mode 0	43
13.2. Mode 1	45
13.3. Mode 2 and Mode 3	46
13.4. Frame Error Detection	46
13.5. Multiprocessor Communications	47
13.6. Automatic Address Recognition	47
13.7. Baud Rate Setting	49
13.7.1. Baud Rate in Mode 0	49
13.7.2. Baud Rate in Mode 2	49
13.7.3. Baud Rate in Mode 1 & 3	49
13.8. Serial Port Register	50
14. Interrupt	52
14.1. Interrupt Source	52
14.2. Interrupt Structure	54
14.3. How Interrupts are Handled	54
14.4. Interrupt Register	56
14.5. Interrupt Priority	57
14.6. Note on Interrupt during ISP/IAP	58
15. Keypad Interrupt	59
15.1. Keypad Register	59
16. Power Management	60
16.1. Power Saving Mode	60
16.1.1. Idle Mode	60
16.1.2. Power-Down Mode	60
16.1.3. Power-Down Wake-up Source	60
16.1.4. Interrupt Recovery from Power-Down Mode	60
16.1.5. Reset Recovery from Power-Down Mode	61
16.2. Power Control Register	61
16.3. Wake-up from Power-Down	62
17. Serial Peripheral Interface (SPI)	63
17.1. Typical SPI Configurations	64
17.1.1. Single Master & Single Slave	64
17.1.2. Dual Device, where either can be a Master or a Slave	64
17.1.3. Single Master & Multiple Slaves	65
17.2. Configuring the SPI	66
17.2.1. Additional Considerations for a Slave	66
17.2.2. Additional Considerations for a Master	66
17.2.3. Mode Change on /SS-pin	67
17.2.4. No Write Collision	67
17.2.5. SPI Clock Rate Select	67
17.3. Data Mode	68
17.3.1. SPI Slave Transfer Format with CPHA=0	68
17.3.2. SPI Slave Transfer Format with CPHA=1	68
17.3.3. SPI Master Transfer Format with CPHA=0	69

17.3.4. SPI Master Transfer Format with CPHA=1.....	69
17.4. SPI Register.....	70
18. 2-wire Serial Interface (TWSI).....	72
18.1. The Special Function Registers for TWSI.....	73
18.2. Operating Modes	75
18.2.1. Master Transmitter Mode	75
18.2.2. Master Receiver Mode.....	76
18.2.3. Slave Transmitter Mode.....	76
18.2.4. Slave Receiver Mode	77
18.3. Miscellaneous States	78
18.4. Using the TWSI.....	79
18.5. Sample Code for TWSI.....	85
19. One-Time-Enabled Watchdog Timer (WDT).....	86
19.1. WDT Block Diagram	86
19.2. WDT During Idle and Power Down	87
19.3. WDT Automatically Enabled by Hardware	87
19.4. WDT Overflow Period	87
19.5. Sample Code for WDT.....	87
20. Universal Serial Bus (USB).....	89
20.1. USB Block Diagram	89
20.2. USB FIFO Management	89
20.3. USB Interrupt.....	90
20.4. USB Special Function Registers.....	90
20.4.1. USB SFR Memory Mapping	91
20.4.2. USB SFR Description.....	92
21. Audio Function	101
21.1. Audio Block Diagram	101
21.2. Audio Data Format.....	101
21.3. Audio Special Function Registers	101
21.3.1. Audio SFR Memory Mapping	102
21.3.2. Audio SFR Description.....	103
22. ISP and IAP	110
22.1. Flash Memory Configuration.....	110
22.2. In-System-Programming (ISP).....	110
22.2.1. ISP/IAP Register.....	111
22.2.2. Description for ISP Operation	112
22.2.3. Sample Code for ISP.....	113
22.3. In-Application-Programming (IAP)	114
22.3.1. IAP-memory Boundary/Range	114
22.3.2. Update data in IAP-memory	114
23. Instruction Set.....	115
23.1. Arithmetic Operations	116
23.2. Logic Operations.....	117
23.3. Data Transfer.....	118
23.4. Boolean Variable Manipulation	119
23.5. Program and Machine Control	120
24. Absolute Maximum Rating	121
25. Electrical Characteristics.....	121
25.1. Global DC Electrical Characteristics	121
25.2. USB Transceiver Electrical Characteristics	122
26. Field Applications.....	123

27. Order Information..... 123

28. Package Dimension 123

29. Revision History 124

Megawin Preliminary

1. General Description


MG84FL54RB is an enhanced USB audio micro-controller manufactured in an advanced Embedded-Flash process. It is a powerful audio controller which is embedded USB engine, audio engine and 1-T 8051 MCU. The USB function is fully compliant with USB audio DCD ver1.0 and USB core specification ver2.0 full speed. There are additional endpoints in MG84FL54RB to extend the device function to be a USB composite device including as HID, mass-storage or others application. On audio control, MG84FL54RB provides a flow mechanism to handle the audio stream between USB engine, audio engine and MCU. Digital mixer and gain control in audio engine provide the flexible system design with different audio DACs/ADCs. Multi-selections on sampling rate provide wide audio/voice application for each product type.

In MCU portion, its instruction set is fully compatible with that of the 8051. With the enhanced CPU core, the device needs only 1 to 7 clock cycles to complete an instruction, and thus provides much higher performance than the standard 8051, which needs 12 to 48 clock cycles to complete an instruction. So, at the same performance as the standard 8051, the device can operate at a much lower speed and thereby greatly reduce the power consumption.

The device has on-chip 16KB Flash memory that is parallel programmable (via a universal programmer), In-System Programmable (via USB DFU). ISP allows the device to alter its own program memory without being removed from the actual end product under software control. This opens up a range of applications that need the ability to field update the application firmware. The other important and useful feature, In-Application-Programming (IAP), provides the device with the ability to save non-volatile data in its Flash memory.


MG84FL54RB has 256 bytes of internal scratch-pad RAM for the MCU program execution required. The device has also four 8-bit I/O ports and one 4-bit I/O ports, three 16-bit timers/counters, a multi-source/two-priority-level/nested interrupt structure, an enhanced UART input. More important, the added features such as KBI, SPI and TWI bus make it a powerful microcontroller and suitable for wide field applications.

2. Block Diagram




3. Application Diagrams


3.1. For USB Audio Playback




3.2. For USB Audio Recorder




3.3. For USB Headset




3.4. For USB Speak Phone




3.5. For USB Docking Speaker



3.6. Dongle End for Wireless USB Audio




3.7. Device End for Wireless USB Audio



4. Pin Configurations

4.1. Pin-out for 48-pin Package



4.2. Pin Description

Pin No.	Name	Type	Description
1	VDDA	P	3.3V Analog Power
2	DP	I/O	USB DP I/O.
3	DM	I/O	USB DM I/O.
4	VSSA	P	Analog Ground.
5	P4.3	I/O	P4.3
6	P4.2	I/O	P4.2
7	P4.1	I/O	P4.1
8	VDD_PLL	P	Power input of PLL.
9	PLL_CV	I/O	Reference for internal PLL.
10	P3.0 /RXD	I/O	P3.0 & Serial port RXD.
11	P3.1 /TXD	I/O	P3.1 & Serial port TXD.
12	P3.2 /INT0	I/O	P3.2 & External interrupt 0.
13	P3.3 /INT1	I/O	P3.3 & External interrupt 1.
14	P3.4 /T0 /T0CKO	I/O	P3.4, Timer 0 external input & Timer 0 clock output.
15	P3.5 /T1	I/O	P3.5 & Timer 1 external input.
16	P3.6 /INT2	I/O	P3.6 & External interrupt 2.
17	P3.7 /INT3	I/O	P3.7 & External interrupt 3.
18	P2.2	I/O	P2.2.
19	P2.3	I/O	P2.3.
20	VDD_IO	P	Digital power for I/O pads.
21	VDD_CORE	P	Digital power for I/O internal core logic.
22	P1.0 /T2CKO	I/O	P1.0 & Timer 2 clock output.
23	P1.1	I/O	P1.1
24	P1.2	I/O	P1.2.
25	P1.3	I/O	P1.3 & MCKO output in audio interface.
26	P1.4	I/O	P1.4 & PCMDI input in audio interface.
27	P1.5	I/O	P1.5 & PCMDO output in audio interface.
28	P1.6	I/O	P1.6 & BCLK output in audio interface.
29	P1.7	I/O	P1.7 & FSYNC output in audio interface.
30	P0.0	I/O	P0.0 & Keypad input 0.
31	P0.1	I/O	P0.1 & Keypad input 1.
32	P0.2	I/O	P0.2 & Keypad input 2.

33	P0.3	I/O	P0.3 & Keypad input 3.
34	P0.4	I/O	P0.4 & Keypad input 4.
35	P0.5	I/O	P0.5 & Keypad input 5.
36	RST	I	System reset input, high active.
37	P0.6	I/O	P0.6 & Keypad input 6.
38	P0.7	I/O	P0.7 & Keypad input 7.
39	P2.0 /TWSI_SCL	I/O	P2.0 & TWSI_SCL.
40	P2.1 /TWSI_SDA	I/O	P2.1 & TWSI_SDA.
41	P4.0	I/O	P4.0
42	VSS	P	Digital ground.
43	XOUT	O	Crystal output pad.
44	XIN	I	Crystal input pad.
45	P2.4 /SPI_SSI	I/O	P2.4 & SPI_SSI.
46	P2.5 /SPI_MOSI	I/O	P2.5 & SPI_MOSI.
47	P2.6 /SPI_MISO	I/O	P2.6 & SPI_MISO.
48	P2.7 /SPI_CLK	I/O	P2.7 & SPI_CLK.

5. Hardware Option

The Hardware Option defines the device behavior which cannot be programmed or controlled by firmware. The hardware options can only be programmed by a universal Writer/Programmer or Megawin proprietary Writer. After whole-chip erased, all the hardware options are left in “disabled” state. The MG84FL54RB has the following Hardware Options:

ISP-memory Space:

The ISP-memory space is specified by its starting address. And, its higher boundary is limited by Flash end address (See [22.1 Flash Memory Configuration](#)). The following table shows ISP-memory size setting supplied on MG84FL54RB.

Table 5-1 ISP-memory Size

Item	ISP-memory Size	ISP Start Address
1	4K bytes	0x3000
2	3.5K bytes	0x3200
3	3K bytes	0x3400
4	2.5K bytes	0x3600
5	2K bytes	0x3800
6	1.5K bytes	0x3A00
7	1K bytes	0x3C00
8	(No ISP space is configured.)	ISP Disabled

IAP-memory Space:

The IAP-memory space is specified by its low boundary. And, its higher boundary is limited by the starting address of the ISP-memory space if the ISP-memory is configured; otherwise, its higher boundary is located at address 0x3FFF (See [22.1 Flash Memory Configuration](#)). The following table shows IAP-memory size setting supplied on MG84FL54RB.

Table 5-2 IAP-memory Size

IAP-memory Size			
1	15.5K bytes	17	7.5K bytes
2	15K bytes	18	7K bytes
3	14.5K bytes	19	6.5K bytes
4	14K bytes	20	6K bytes
5	13.5K bytes	21	5.5K bytes
6	13K bytes	22	5K bytes
7	12.5K bytes	23	4.5K bytes
8	12K bytes	24	4K bytes
9	11.5K bytes	25	3.5K bytes
10	11K bytes	26	3K bytes
11	10.5K bytes	27	2.5K bytes
12	10K bytes	28	2K bytes
13	9.5K bytes	29	1.5K bytes
14	9K bytes	30	1K bytes
15	8.5K bytes	31	0.5K bytes
16	8K bytes	32	IAP Disabled

HWBS:

[enabled]: When power-up, CPU will boot from ISP-memory if ISP-memory is configured.

[disabled]: CPU always boots from AP-memory.

HWBS2:

[enabled]: In addition to power-up, the external reset will also force CPU to boot from ISP-memory, if ISP-memory is configured.

[disabled]: Where CPU boots from is determined by HWBS.

SB:

[enabled]: Code dumped on a universal Writer or Programmer is scrambled for security.

[disabled]: Not scrambled.

LOCK:

[enabled]: Code is locked for security.

[disabled]: Not locked.

WDSFWP:

[enabled]: If CPU runs in AP-memory, the register WDTCR will be firmware-write-protected except the bit CLRW.

If CPU runs in ISP-memory, the register WDTCR will be firmware-write-protected except the bits CLRW, PS2, PS1 and PS0.

[disabled]: The register WDTCR can be freely written by firmware.

HWENW: (accompanied with arguments HWWIDL and HWPS[2:0]):

[enabled]: Automatically enable Watch-dog Timer by hardware when CPU is powered up.

[disabled]: No action on Watch-dog Timer when CPU powered up.

HWWIDL:

When HWENW is enabled, the content of HWWIDL will be loaded to WIDL in WDTCR register during power-up.

HWPS[2:0]:


When HWENW is enabled, the content of HWPS[2:0] will be load to PS[2:0] in WDTCR register during power-up.

When power up, hardware will automatically do the following actions into WDTCR register as shown in Fig 5-1 if HWENW is enable:

- (1) set ENW bit
- (2) load HWWIDL into WIDL bit
- (3) load HWPS[2:0] into PS[2:0] bits.

For example: If HWWIDL and HWPS[2:0] are programmed to be 1 and 5, respectively, then **WDTCR** will be Initialized to be 0x2D when CPU is powered up.

Fig 5-1 HWENW Action



6. Memory Organization

Like all 80C51 devices, the MG84FL54RB has separate address spaces for program and data memory. The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be quickly stored and manipulated by the 8-bit CPU.

Program memory (ROM) can only be read, not written to. There can be up to 16K bytes of program memory. In the MG84FL54RB, all the program memory are on-chip Flash memory, and without the capability of accessing external program memory because of no External Access Enable (/EA) and Program Store Enable (/PSEN) signals designed.

Data memory occupies a separate address space from program memory. In the MG84FL54RB, there are 256 bytes of internal scratch-pad RAM.

Note:


This section has no description on flash memory configuration. See [22.1 Flash Memory Configuration](#) to get more information.

6.1. Program Memory

Program memory is the memory which stores the program codes for the CPU to execute, as shown in Fig 6-1. After reset, the CPU begins execution from location 0000H, where should be the starting of the user's application code. To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the program memory. Each interrupt is assigned a fixed location in the program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory.

The interrupt service locations are spaced at an interval of 8 bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.

Fig 6-1 Program Memory



6.2. Data Memory

Fig 6-2 shows the internal data memory spaces available to the MG84FL54RB user. Internal data memory can be divided into three blocks, which are generally referred to as the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 bytes of SFR space. Internal data memory addresses are always 8-bit wide, which implies an address space of only 256 bytes. Direct addresses higher than 7FH access the SFR space; and indirect addresses higher than 7FH access the upper 128 bytes of RAM. Thus the SFR space and the upper 128 bytes of RAM occupy the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 80C51 devices as mapped in Fig 6-3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 bytes above the register banks form a block of bit-addressable memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing while the Upper 128 can only be accessed by indirect addressing.

Special Function Registers (SFRs) include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0H or 8H.

Fig 6-2 Data Memory





Fig 6-3 Lower 128 Bytes of Internal RAM



6.3. Declaration Identifiers in a C51-Compiler

The declaration identifiers in a C51-compiler for the various MG84FL54RB memory spaces are as follows:

sfr

Special Function Registers; CPU registers and peripheral control/status registers, accessible only via direct addressing.

data

128 bytes of internal data memory space (00h~7Fh); accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

idata

Indirect data; 256 bytes of internal data memory space (00h~FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the ***data*** area and the 128 bytes immediately above it.

pdata

Paged (256 bytes) external data or on-chip expanded RAM (XRAM); duplicates the classic 80C51 64KB memory space addressed via the "MOVX @Ri" instruction. The MG84FL54RB has no ***pdata*** memory.

xdata

External data or on-chip expanded RAM (XRAM); duplicates the classic 80C51 64K bytes memory space addressed via the "MOVX @DPTR" instruction. The MG84FL54RB has no ***xdata*** memory.

code

64K bytes of program memory space; accessed as part of program execution and via the "MOVC @A+DTPR" instruction. The MG84FL54RB has 16K bytes of on-chip ***code*** memory.

7. Special Function Registers (SFRs)

A map of the internal memory area for the Special Function Register space is called “SFR Memory Map”, as shown in Table 7-1. In the SFR Memory Map, not all of the addresses are occupied. Unoccupied addresses are not implemented or designed for internal testing purpose; read accesses to these addresses will in general return random data, and write accesses may cause unpredictable hardware action. The user firmware had better not access the unoccupied addresses.

7.1. SFR Mapping

Table 7-1 SFR Memory Map

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8H	SICON								FFH
F0H	B								F7H
E8H	P4								EFH
E0H	ACC	WDTCR	IFD	IFADRH	IFADRL		SCMD	ISPCR	E7H
D8H									DFH
D0H	PSW	SIADR	SIDAT	SISTA		KBPATN	KBCON	KBMASK	D7H
C8H	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2			CFH
C0H	XICON							CKCON	C7H
B8H	IP	SADEN						CKCON2	BFH
B0H	P3	P3M0	P3M1	P4M0	P4M1				B7H
A8H	IE	SADDR				AUXIE	AUXIP		AFH
A0H	P2						AUXR2	TSTWD	A7H
98H	SCON	SBUF							9FH
90H	P1	P1M0	P1M1	P0M0	P0M1	P2M0	P2M1		97H
88H	TCON	TMOD	TL0	TL1	TH0	TH1	AUXR		8FH
80H	P0	SP	DPL	DPH	SPSTAT	SPCTL	SPDAT	PCON	87H
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	

7.2. The Standard 8051 SFRs

The standard 80C51 SFRs are shown in Table 7-2. Among them, the functions of the C51 core registers are outlined below. More information on the use of the other standard SFRs is included in the description of those peripherals.

7.2.1. C51 Core Registers

Accumulator: ACC is the Accumulator register. The mnemonics for Accumulator-Specific instructions, however, refer to the Accumulator simply as A.

B Register: The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad or general purpose register.

Stack Pointer: The Stack Pointer register is 8 bits wide. It denotes the top of the Stack, which is the last used value. The user can place the Stack anywhere in the internal scratchpad RAM by setting the Stack Pointer to the desired location, although the lower bytes are normally used for working registers. On reset, the Stack Pointer is initialized to 07H. This causes the stack to begin at location 08H.

Data Pointer: The Data Pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address to assign a memory address for the MOVX instructions. This address can point to a program/data memory location, either on- or off-chip, or a memory-mapped peripheral. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

PSW (Address=D0H, Program Status Word, Reset Value=0000_0000B)

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS2	OV	-	P

CY: Carry flag.

This bit is set when the last arithmetic operation resulted in a carry (addition) or a borrow (subtraction). It is cleared to logic 0 by all other arithmetic operations.

AC: Auxiliary Carry flag. (For BCD Operations)

This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to logic 0 by all other arithmetic operations.

F0: Flag 0.

This is a bit-addressable, general purpose flag for use under firmware control.

RS1: Register bank select bit 1.

RS0: Register bank select bit 0.

{RS1, RS0}	Working Resister Bank and Address
(0, 0)	Bank 0 (00H~07H)
(0, 1)	Bank 1 (08H~0FH)
(1, 0)	Bank 2 (10H~17H)
(1, 1)	Bank 3 (18H~1FH)

OV: Overflow flag.

This bit is set to 1 under the following circumstances:

- An ADD, ADDC, or SUBB instruction causes a sign-change overflow.
- An MUL instruction results in an overflow (result is greater than 255).
- A DIV instruction causes a divide-by-zero condition.

The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.

P: Parity flag.

Set/cleared by hardware each instruction cycle to indicate an odd/even number of “one” bits in the Accumulator, i.e., even parity.

Note:

PSW register is bit-addressable. All the released bits can be set and cleared by firmware in bit-level.

Table 7-2 The Standard 80C51 SFRs

SYMBOL	DESCRIPTION	ADDR	BIT ADDRESS & SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
ACC*	Accumulator	E0H									00H
B*	B Register	F0H									00H
PSW*	Program Status Word	D0H	D7H CY	D6H AC	D5H F0	D4H RS1	D3H RS0	D2H OV	D1H -	D0H P	00H
SP	Stack Pointer	81H									07H
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H									00H
P0*	Port 0	80H	87H P0.7 KBI7	86H P0.6 KBI6	85H P0.5 KBI5	84H P0.4 KBI4	83H P0.3 KBI3	82H P0.2 KBI2	81H P0.1 KBI1	80H P0.0 KBI0	FFH
P1*	Port 1	90H	97H P1.7	96H P1.6	95H P1.5	94H P1.4	93H P1.3	92H P1.2	91H P1.1	90H P1.0	FFH
P2*	Port 2	A0H	A7H P2.7 SPICLK	A6H P2.6 MISO	A5H P2.5 MOSI	A4H P2.4 /SS	A3H P2.3	A2H P2.2	A1H P2.1 SDA	A0H P2.0 SCL	FFH
P3*	Port 3	B0H	B7H P3.7 INT3	B6H P3.6 INT2	B5H P3.5 T1	B4H P3.4 T0	B3H P3.3 /INT1	B2H P3.2 /INT0	B1H P3.1 TXD	B0H P3.0 RXD	FFH
IP*	Interrupt Priority	B8H	BFH PX3	BEH PX2	BDH PT2	BCH PS	BBH PT1	BAH PX1	B9H PT0	B8H PX0	00H
IE*	Interrupt Enable	A8H	AFH EA	AEH -	ADH ET2	ACH ES	ABH ET1	AAH EX1	A9H ET0	A8H EX0	00H
TMOD	Timer Mode	89H	GATE	C/-T	M1	M0	GATE	C/-T	M1	M0	00H
TCON*	Timer Control	88H	8FH TF1	8EH TR1	8DH TF0	8CH TR0	8BH IE1	8AH IT1	89H IE0	88H IT0	00H
T2CON*	Timer 2 Control	C8H	CFH TF2	CEH EXF2	CDH RCLK	CCH TCLK	CBH EXEN2	CAH TR2	C9H C/-T2	C8H CP/-RL2	00H
TH0	Timer 0, High-byte	8CH									00H
TL0	Timer 0, Low-byte	8AH									00H
TH1	Timer 1, High-byte	8DH									00H
TL1	Timer 1, Low-byte	8BH									00H
TH2	Timer 2, High-byte	CDH									00H
TL2	Timer 2, Low-byte	CCH									00H
RCAP2H	Timer 2 Capture, High	CBH									00H
RCAP2L	Timer 2 Capture, Low	CAH									00H
SCON*	Serial Port Control	98H	9FH SM0/FE	9EH SM1	9DH SM2	9CH REN	9BH TB8	9AH RB8	99H TI	98H RI	00H
SBUF	Serial Data Buffer	99H									xxH
PCON	Power Control	87H	SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL	00H

Note:

*: bit addressable

-: reserved bit

7.3. The Auxiliary SFRs

The new added SFRs are shown in Table 7-3. More information on the use of these new SFRs is included in the description of those peripherals.

Table 7-3 The Auxiliary SFRs

SYMBOL	DESCRIPTION	ADDR	BIT ADDRESS & SYMBOL								RESET VALUE	
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0		
Interrupt												
XICON*	External Interrupt Control	C0H	C7H IL3	C6H EX3	C5H IE3	C4H IT3	C3H IL2	C2H EX2	C1H IE2	C0H IT2	00H	
AUXIE	Auxiliary Interrupt Enable	ADH	EUSB	ETWSI	EKB	-	-	-	-	ESPI	00H	
AUXIP	Auxiliary Interrupt Priority	AEH	PUSB	PTWSI	PKB	-	-	-	-	PSPI	00H	
I/O Port												
P4*	Port 4	E8H	EFH -	EEH -	EDH -	ECH -	EBH P4.3	EAH P4.2	E9H P4.1	E8H P4.0	FFH	
P0M0	Port 0 Mode Register 0	93H	P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0	00H	
P0M1	Port 0 Mode Register 1	94H	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	00H	
P1M0	Port 1 Mode Register 0	91H	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0	00H	
P1M1	Port 1 Mode Register 1	92H	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	00H	
P2M0	Port 2 Mode Register 0	95H	P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0	00H	
P2M1	Port 2 Mode Register 1	96H	P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0	00H	
P3M0	Port 3 Mode Register 0	B1H	P3M0.7	P3M0.6	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0	00H	
P3M1	Port 3 Mode Register 1	B2H	P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0	00H	
P4M0	Port 4 Mode Register 0	B3H	-	-	-	-	P4M0.3	P4M0.2	P4M0.1	P4M0.0	00H	
P4M1	Port 4 Mode Register 1	B4H	-	-	-	-	P4M1.3	P4M1.2	P4M1.1	P4M1.0	00H	
Keypad Interrupt												
KBCON	Keypad Control	D6H	-	-	-	-	-	-	PTNS	KPI	00H	
KBPATN	Keypad Pattern	D5H									FFH	
KBMASK	Keypad Mask	D7H									00H	
Serial Port												
SADEN	Slave Address Mask	B9H									00H	
SADDR	Slave Address	A9H									00H	
TWSI												
SICON*	TWSI Control Register	F8H	CR2	ENSI	STA	STO	SI	AA	CR1	CR0	00H	
SIADR	TWSI Address Register	D1H	(Own Slave Address)								GC	00H
SIDAT	TWSI Data Register	D2H									00H	
SISTA	TWSI Status Register	D3H									F8H	
SPI												
SPCTL	SPI Control Register	85H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	04H	
SPSTAT	SPI Status Register	84H	SPIF	THRE	-	-	-	-	-	SPR2	00H	
SPDAT	SPI Data Register	86H									00H	
Others												
AUXR	Auxiliary Register	8EH	-	-	BRADJ0	-	T2X12	-	-	DPS	00H	
AUXR2	Auxiliary Register 2	A6H	T0X12	T1X12	URM0x6	-	-	-	-	T0CKOE	00H	
T2MOD	Timer 2 Mode Control	C9H	-	-	-	-	-	-	T2OE	DCEN	00H	
CKCON	Clock Control	C7H	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0	CKS2	CKS1	CKS0	28H	
CKCON2	Clock Control 2	BFH	-	-	OSCDR0	-	EN_USB	EN_APL L	-	CK_SEL	00H	

WDTCR	Watch-dog Timer	E1H	WRF	-	ENW	CLRW	WIDL	PS2	PS1	PS0	00H
ISP											
ISPCR	ISP Control Register	E7H	ISPEN	SWBS	SWRST	CFAIL	MISPF	-	MS1	MS0	00H
IFADRH	ISP Flash Address High	E3H									00H
IFADRL	ISP Flash Address Low	E4H									00H
IFD	ISP Flash Data	E2H									FFH
SCMD	ISP Sequential Command	E6H									xxH

Note:

*: bit addressable


-: reserved bit

8. System Clock

8.1. Programmable System Clock

The system clock (SYSCLK or CPU clock) of the device is programmable and source-selectable. The user can program the system clock frequency by bits CKS2~CKS0 (CKCON.2 ~ CKCON.0) and select the clock source by bit CK_SEL (CKCON2.0). The block diagram of system clock is shown below.

Fig 8-1 Block Diagram of System Clock



Note:

- (1) In MG84FL54RB, if user wants to use the USB or Audio function, the external clock source must be 12Mhz and XCKS[4:0] must be written to 01011.
- (2) In the Power down mode, the XTAL oscillating circuit will stop
- (3) If user select 48MHz clock source comes from DLL(EN_DLL=CK_SEL=1), the value on system clock divider (CKS[2:0]) **should not** be setting to 000.

8.2. On-chip XTAL Oscillating Driving Control

To reduce the operating power consumption resulted from the XTAL oscillating circuit, a smart driving control mechanism is designed. The control bit OSCDR0 in CKCON2 is used for the driving control. When powered on, the bit is 0 that select the maximum driving to easily start the XTAL oscillating. And, after CPU successfully runs up, the user can program the bit to some values that can keep XTAL oscillating stable. Refer to the following table for the values.

Table 8-1 Driving Control Setting

OSCDR0	XTAL mode
0	Normal mode
1	Power-saving mode

8.3. Clock Register

CKCON (Address=C7H, Clock Control Register)

7	6	5	4	3	2	1	0
XCKS4	XCKS3	XCKS2	XCKS1	XCKS0	CKS2	CKS1	CKS0

XCKS4~XCKS0: Filled with a proper value according to OSCin, as listed below.

[XCKS4~XCKS0] = OSCin – 1, where OSCin=1~24MHz.

For examples,

- (1) If OSCin=12MHz, then fill [XCKS4~XCKS0] with 11, i.e., 01011B.
- (2) If OSCin=6MHz, then fill [XCKS4~XCKS0] with 5, i.e., 00101B.

CKS2~CKS0: System clock divider selector, as follows table.

CKS2	CKS1	CKS0	SYSCLK (System Clock)
0	0	0	CLKin → <i>default</i>
0	0	1	CLKin /2
0	1	0	CLKin /4
0	1	1	CLKin /8
1	0	0	CLKin /16
1	0	1	CLKin /32
1	1	0	CLKin /64
1	1	1	CLKin /128

CKCON2 (Address=BFH, Clock Control Register 2)

7	6	5	4	3	2	1	0
-	-	OSCDR0	-	EN_USB	EN_APLL	-	CK_SEL

OSCDR0: On-chip XTAL oscillating driving control bits.

When this bit is clear, the driving of crystal oscillator is enough for oscillation up to 24MHz.

When this bit is enable, the driving of crystal oscillator is enough for oscillation up to 16MHz

EN_APLL: Audio PLL enable bit. 1: Enable; 0: Disable

CK_SEL: System clock divider input select bit. 1: CLKin=48MHz; 0: CLKin=OSCin.

In the default state, the reset value of CKCON is 0x00 (CK_SEL=0, and CKS[2:0]=000B), so the system clock (SYSCLK) comes from OSCin. The user can modify CKCON at any time to get a new system clock, which will be active just after the modifying is completed.


In the applications which don't care the frequency of system clock, the user can fill CKS2~CKS0 bits with a non-zero value to slow the system clock before entering idle mode to get power saving.

9. Reset Sources

During reset, all SFR are reset to their initial values noted in the SFR detail description and the content in RAM is unpredictable. The port pins are weakly pulled to VDD_IO, and the program starts execution from the Reset Vector, 0000H, or ISP start address by Hardware setting. Reset can be triggered from the following reset sources:

- External reset from RST pin
- Power-on reset
- Watch-dog Timer reset
- Software reset

Fig 9-1 Reset Sources



9.1. External Reset

A reset is accomplished by holding the RST pin HIGH for at least 24 oscillator periods while the oscillator is running. To ensure a reliable power-up reset, the hardware reset from RST pin is necessary.

9.2. Power-on Reset

Power-on reset (POR) is used to internally reset the CPU during power-up. The CPU will keep in reset state and will not start to work until the VDD_CORE power rises above the voltage of Power-On Reset. And, the reset state is activated again whenever the VDD_CORE power falls below the POR voltage. During a power cycle, VDD_CORE must fall below the POR voltage before power is reapplied in order to ensure a power-on reset.

PCON (Address=87H, Power Control Register)

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL

POF: Power-ON Flag.

The Power-on Flag, POF, is set to "1" by hardware during power up or when VDD_CORE power drops below the POR voltage. It can be clear by firmware and is not affected by any warm reset such as external reset, software reset (ISPCR.5) and WDT reset. It helps users to check if the running of the CPU begins from power up or not. Note that the POF should be cleared by firmware.

Note:

*If using Megawin proprietary ISP code, like DFU, POF will be cleared by the ISP code in power-on procedure. **And firmware should not write "1" on this bit in this ISP condition to avoid an unpredictable failure on ISP operating.** Megawin released MG84FL54RB samples have inserted the ISP code in default. If user won't need the ISP code or will insert self ISP code, writer tool can support the erase and re-program to configure user setting.*

9.3. Watchdog Timer Reset

When the Watchdog Timer is enabled, it will increment every 12 x Prescaler system clock cycles while the oscillator is running. And, the user needs to service it to avoid an overflow, which will generate an internal reset

signal. See [19 One-Time-Enabled Watchdog Timer \(WDT\)](#).

9.4. Software Reset

Writing '1' to bit SWRST will trigger a software reset, which causes the CPU to re-boot from the AP-memory or the ISP-memory according to the SWBS bit. See the ISPCR register shown below.

ISPCR (Address=E7H, ISP Control Register)

7	6	5	4	3	2	1	0
ISPEN	SWBS	SWRST	Reserved	MISPF	Reserved	MS1	MS0


SWBS: Software boot select. Set/clear to select booting from ISP-memory/AP-memory for software reset.

SWRST: Write '1' to this bit to trigger a software reset.

10. Dual Data Pointer Register (DPTR)

The dual DPTR structure as shown in Fig 10-1 is a way by which the chip can specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS (AUXR.0) that allows the program code to switch between them.

Fig 10-1 Dual DPTR



DPTR Instructions

The six instructions that refer to DPTR currently selected using the DPS bit are as follows:

```

INC DPTR           ; Increments the data pointer by 1
MOV DPTR,#data16   ; Loads the DPTR with a 16-bit constant
MOV A,@A+DPTR       ; Move code byte relative to DPTR to ACC
MOVX A,@DPTR        ; Move external RAM (16-bit address) to ACC
MOVX @DPTR,A        ; Move ACC to external RAM (16-bit address)
JMP @A+DPTR         ; Jump indirect relative to DPTR
  
```

AUXR (Address=8EH, Auxiliary Register)

7	6	5	4	3	2	1	0
-	-	BRADJ0	-	T2X12	-	-	DPS

DPS: DPTR select bit, used to switch between DPTR0 and DPTR1.

DPS	DPTR selected
0	DPTR0
1	DPTR1

Note:

The DPS bit status should be saved by firmware when switching between DPTR0 and DPTR1.

11. Configurable I/O Ports

11.1. Port Configurations

The device has five I/O ports, Port 0 ~ Port 4. All the port pins can be individually and independently configured to one of four modes: *quasi-bidirectional (standard 8051 I/O port)*, *push-pull output*, *open-drain output* or *input-only (high-impedance)*. Each port pin is equipped with a Schmitt-triggered input to improve input noise rejection. Each port has two configuration registers, PxM0 and PxM1, to configure the I/O type for each port pin. Where, x=0~4.

Table 11-1 Port Configuration Setting

PxM0.y	PxM1.y	Port Mode
0	0	Quasi-bidirectional
0	1	Push-Pull Output
1	0	Input-Only (High Impedance, Hi-Z)
1	1	Open-Drain Output

Where x=0~4 (port number), and y=0~7 (port pin).

11.1.1. Quasi-bidirectional


Port pins in quasi-bidirectional mode are similar to the standard 8051 port pins. A quasi-bidirectional port can be used as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin outputs low, it is driven strongly and able to sink a large current. There are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the “very weak” pull-up, is turned on whenever the port register for the pin contains a logic “1”. This very weak pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the “weak” pull-up, is turned on when the port register for the pin contains a logic “1” and the pin itself is also at a logic “1” level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by the external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to over-power the weak pull-up and pull the port pin below its input threshold voltage.

The third pull-up is referred to as the “strong” pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port register changes from a logic “0” to a logic “1”. When this occurs, the strong pull-up turns on for two CPU clocks, quickly pulling the port pin high.


Fig 11-1 Quasi-Bidirectional I/O



11.1.2. Open-Drain Output

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port pin when the port register contains a logic “0”. To use this configuration in application, a port pin must have an external pull-up, typically a resistor tied to VDD. The pull-down for this mode is the same as for the quasi-bidirectional mode. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.


Fig 11-2 Open-Drain Output



11.1.3. Input-Only (Hi-Z)

The input-only configuration is a Schmitt-triggered input without any pull-up resistors on the pin.


Fig 11-3 Input-Only



11.1.4. Push-Pull Output

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port register contains a logic “1”. The push-pull mode may be used when more source current is needed from a port output. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

Fig 11-4 Push-Pull Output



11.2. Maximum Ratings for Port Outputs

While port pins function as outputs (which can source or sink a current), to prevent the device from being permanently damaged, users should take care the total current *not more than 40mA* for sourcing or sinking. It means that the device can source total 40mA and sink total 40mA at the same time without causing any damage to it self.

11.3. Port Register

The registers PxM0 and PxM1 are listed below.

P0M0 (Address=93H, Port 0 Mode Register 0)

7	6	5	4	3	2	1	0
P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0

P0M1 (Address=94H, Port 0 Mode Register 1)

7	6	5	4	3	2	1	0
P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0

P1M0 (Address=91H, Port 1 Mode Register 0)

7	6	5	4	3	2	1	0
P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0

P1M1 (Address=92H, Port 1 Mode Register 1)

7	6	5	4	3	2	1	0
P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0

P2M0 (Address=95H, Port 2 Mode Register 0)

7	6	5	4	3	2	1	0
P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0

P2M1 (Address=96H, Port 2 Mode Register 1)

7	6	5	4	3	2	1	0
P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0

P3M0 (Address=B1H, Port 3 Mode Register 0)

7	6	5	4	3	2	1	0
P3M0.7	P3M0.6	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0

P3M1 (Address=B2H, Port 3 Mode Register 1)

7	6	5	4	3	2	1	0
P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0

P4M0 (Address=B3H, Port 4 Mode Register 0)

7	6	5	4	3	2	1	0
				P4M0.3	P4M0.2	P4M0.1	P4M0.0

P4M1 (Address=B4H, Port 4 Mode Register 1)

7	6	5	4	3	2	1	0
				P4M1.3	P4M1.2	P4M1.1	P4M1.0

12. Three 16-bit Timers

The MG84FL54RB has three 16-bit Timer/Counters: Timer 0, Timer 1 and Timer 2. Each consists of two 8-bit registers, THx and TLx (where, x= 0, 1, or 2). All of them can be configured to operate either as timers or event counters.

In the Timer function, the TLx register is incremented every 12-clock cycle or 1-clock cycle, which is selectable by firmware. Thus one can think of it as counting clock cycles. When counting every 12 clock cycles, the count rate is 1/12 of the SYSCLK frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin- T0, T1, or T2. In this function, the external input is sampled every clock cycle for T0 pin and T1 pin, and T2 pin. When the samples show a high and then a low, the count is incremented. The new count value appears in the register when the transition was detected. For Timer 0, Timer 1 and Timer 2, it takes 2 clock cycles to recognize a 1-to-0 transition, so the maximum count rate is 1/2 of the SYSCLK frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one clock cycle for Timer 0, Timer 1, and Timer 2.

For Timer 0 and Timer 2, in addition to their standard 8051's timer function, some special new functions are added in. The following sub-sections will describe these timer/counters in detail.

12.1. Timer 0 and Timer 1

After power-up or reset, the default function and operation of Timer 0 and Timer 1 is fully compatible with the standard 8051 CPU. The only difference is that besides SYSCLK/12 the user can select an alternate clock source, the SYSCLK. The bit-7 and bit-6 in AUXR2 provide this selection.


12.1.1. Mode 0: 13-bit Counter

Timer 0 and Timer 1 in Mode 0 look like an 8-bit Counter with a divide-by-32 prescaler. And, Mode 0 operation is the same for these two timers. Fig 12-1 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFX. The counted input is enabled to the Timer when TRx=1 and either GATE=0 or /INTx=1. (Setting GATE=1 allows the Timer to be controlled by external input /INTx, to facilitate pulse width measurements). TRx and TFX are control bits in SFR TCON. The GATE bit is in TMOD. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

The 13-bit register consists of all 8 bits of THx and the lower 5 bits of TLx. The upper 3 bits of TLx are indeterminate and should be ignored. Setting the run flag (TRx) does not clear these registers. That is to say the user should initialize THx and TLx before start counting.


Fig 12-1 Mode 0: 13-bit Counter



12.1.2. Mode 1: 16-bit Counter

Mode 1 is the same as Mode 0, except that the Timer register uses all 16 bits. Refer to Fig 12-2. In this mode, THx and TLx are cascaded; there is no prescaler.


Fig 12-2 Mode 1: 16-bit Counter



12.1.3. Mode 2: 8-bit Auto-reload

Mode 2 configures the Timer register as an 8-bit Counter (TLx) with automatic reload, as shown in Fig 12-3.. Overflow from TLx not only sets TFX, but also reloads TLx with the contents of THx, which is preset by firmware. The reload leaves THx unchanged.

Fig 12-3 Mode 2: 8-bit Auto-reload




12.1.4. Mode 3: Timer 0 as Two 8-bit Counter

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1=0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Fig 12-4. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, /INT0, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus TH0 now controls the Timer 1 interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer or counter. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.

Fig 12-4 Mode 3: Timer 0 as Two 8-bit Counter



12.1.5. Programmable Clock Output from Timer 0

The user can get a 50% duty-cycle clock output on P3.4 by configuring Timer 0 as 8-bit auto-reload and setting **T0CKOE** to “1”. Of course, the bit TR0 (TCON.4) must also be set to start the timer. For a 12MHz system clock, Timer 0 has a programmable output frequency range of 1953Hz to 6MHz.

The clock frequency is equal to the following equation:

$$\text{Clock-out Frequency} = \frac{\text{SYSCLK Frequency}}{n \times (256 - \text{TH0})} \quad ; n=24, \text{ if } \text{T0X12}=0$$
$$; n=2, \text{ if } \text{T0X12}=1$$

12.1.6. Timer 0/1 Register

TMOD (Address=89H, Timer/Counter Mode Control Register)

Timer 1				Timer 0			
7	6	5	4	3	2	1	0
GATE	C/T	M1	M0	GATE	C/T	M1	M0

GATE: Gating control.

Timer/Counter 0 or 1 is enabled only while /INT0 or /INT1 pin is high and TR0 or TR1 control pin is set. When cleared, Timer 0 or 1 is enabled whenever TR0 or TR1 control bit is set.

C/-T: Timer or Counter selector.

Clear for Timer operation (input from internal system clock). Set for Counter operation (input from T0 or T1 input pin).

M1~M0: Operating mode selector.

M1	M0	Operating Mode
0	0	8-bit Timer/Counter. THx with TLx as 5-bit prescaler.
0	1	16-bit Timer/Counter. THx and TLx are cascaded; there is no prescaler.
1	0	8-bit auto-reload Timer/Counter. THx holds a value which is to be reloaded into TLx each time it overflows.
1	1	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.
1	1	(Timer 1) Timer/Counter stopped.

TCON (Address=89H, Timer/Counter Mode Control Register)

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

TF1: Timer 1 overflow Flag.

Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.

TR1: Timer 1 Run control bit.

Set/cleared by firmware to turn Timer/Counter 1 on/off.

TF0: Timer 0 overflow Flag.

Set by hardware on Timer/Counter 0 overflow. Cleared by hardware when processor vectors to interrupt routine.

TR0: Timer 0 Run control bit.

Set/cleared by firmware to turn Timer/Counter 0 on/off.

AUXR2 (Address=A6H, Auxiliary Register 2)

7	6	5	4	3	2	1	0
T0X12	T1X12	URM0x6	-	-	-	-	T0CKOE

T0X12: Timer 0 clock source select while C/T=0.

Set to select SYSCLK as the clock source, and clear to select SYSCLK/12.

T1X12: Timer 1 clock source select while C/T=0.

Set to select SYSCLK as the clock source, and clear to select SYSCLK/12.

T0CKOE: Set to enable Timer 0 clock output on P3.4.


12.2. Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate either as a timer or an event counter, as selected by C/-T2 in T2CON register. Timer 2 has four operating modes: Capture, Auto-Reload (up or down counting), Baud Rate Generator and Programmable Clock-Out, which are selected by bits in the T2CON and T2MOD registers.

12.2.1. Capture Mode (CP)

In the capture mode there are two options selected by bit EXEN2 in T2CON. If EXEN2=0, Timer 2 is a 16-bit timer or counter which, upon overflow, sets bit TF2 (Timer 2 overflow flag). This bit can then be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TH2 and TL2, to be captured into registers RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and the EXF2 bit (like TF2) can generate an interrupt which vectors to the same location as Timer 2 overflow interrupt. The capture mode is illustrated in Fig 12-5.

Fig 12-5 Timer 2 in Capture Mode



12.2.2. Auto-Reload Mode (AR)

Fig 12-6 shows DCEN=0, which enables Timer 2 to count up automatically. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by firmware. If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

Fig 12-6 Timer 2 in Auto-Reload Mode (DCEN=0)





Fig 12-7 shows DCEN=1, which enables Timer 2 to count up or down. This mode allows pin T2EX to control the counting direction. When a logic 1 is applied at pin T2EX, Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt if the interrupt is enabled. This overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2. A logic 0 applied to pin T2EX causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. This underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode.

Fig 12-7 Timer 2 in Auto-Reload Mode (DCEN=1)



12.2.3. Baud-Rate Generator Mode (BRG)

Bits TCLK and/or RCLK in T2CON register allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK=0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Fig 12-8 shows the Timer 2 in baud rate generation mode to generate RX Clock and TX Clock into UART engine (See Fig 13-6). The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by firmware.


The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK=1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable bit) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented at 1/2 the system clock or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Note:

Refer to [13.7.3 Baud Rate in Mode 1 & 3](#) to get baud rate setting value when using Timer 2 as the baud rate generator.

Fig 12-8 Timer 2 in Baud-Rate Generator Mode



12.2.4. Programmable Clock Output from Timer 2

Timer 2 has a Clock-Out Mode (while CP/-RL2=0 & T2OE=1). In this mode, Timer 2 operates as a programmable clock generator with 50% duty-cycle. The generated clocks come out on P1.0. The input clock, SYSCLK/2, increments the 16-bit timer (TH2, TL2). The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (RCAP2H, RCAP2L) are loaded into (TH2, TL2) for the consecutive counting. The following formula gives the clock-out frequency:

$$\text{Clock-out Frequency} = \frac{\text{SYSCLK Frequency}}{4 \times (65536 - (\text{RCAP2H}, \text{RCAP2L}))}$$

Note:

- (1) Timer 2 overflow flag, TF2, will always not be set in this mode.
- (2) For SYSCLK=12MHz, Timer 2 has a programmable output frequency range from 45.7Hz to 3MHz.

How to Program Timer 2 in Clock-out Mode

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in the RCAP2H and RCAP2L registers.
- Enter the same reload value as the initial value in the TH2 and TL2 registers.
- Set TR2 bit in T2CON register to start the Timer 2.

In the Clock-Out mode, Timer 2 rollovers will not generate an interrupt. This is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 2.

12.2.5. Timer 2 Register

AUXR (Address=8EH, Auxiliary Register)

7	6	5	4	3	2	1	0
-	-	BRADJ0	-	T2X12	-	-	DPS

T2X12: Timer 2 clock source selector.

Set to select SYSCLK as the clock source, and clear to select SYSCLK/12 while C/T2 (T2CON.1)=0 in Capture Mode and Auto-Reload Mode.

T2CON (Address=C8H, Timer 2 Control Register)

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/-RL2

TF2: Timer 2 overflow flag.

Timer 2 overflow flag set by a Timer 2 overflow happens and must be cleared by firmware. TF2 will not be set when either RCLK=1 or TCLK=1.

EXF2: Timer 2 external flag.

Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX pin and EXEN2=1. When Timer 2 interrupt is enabled, EXF2=1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by firmware. EXF2 does not cause an interrupt in up/down mode (DCEN = 1).

RCLK: Receive clock flag.

When set, causes the serial port to use Timer 2 overflow pulses for it's receive clock in modes 1 and 3. RCLK=0 causes Timer 1 overflow to be used for the receive clock.

TCLK: Transmit clock flag.

When set, causes the serial port to use Timer 2 overflow pulses for it's transmit clock in modes 1 and 3.

TCLK=0 causes Timer 1 overflows to be used for the transmit clock.

EXEN2: Timer 2 external enable flag.

When set, allows a capture or reload to occur as a result of a negative transition on T2EX pin if Timer 2 is not being used to clock the serial port. EXEN2=0 causes Timer 2 to ignore events at T2EX pin.

TR2: Timer 2 Run control bit.

Start/stop control for Timer 2. A logic 1 starts the timer.

C/T2: Timer or counter selector.

When cleared, select internal timer, when set, select external event counter (falling edge triggered).

CP/RL2: Capture/Reload flag.

When set, captures will occur on negative transitions at T2EX pin if EXEN2=1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX pin when EXEN2=1. When either RCLK=1 or TCLK=1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

T2MOD (Address=C9H, Timer 2 Mode Control register)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	T2OE	DCEN

T2OE: Timer 2 clock-out enable bit: 0 to disable, and 1 to enable.

DCEN: Timer 2 down-counting enable bit.

When the DCEN is cleared, which makes the function of Timer 2 as the same as the standard 8052 (always counts up). When DCEN is set, Timer 2 can count up or count down according to the logic level of the T2EX pin (P1.1). The following Table shows the operation modes of Timer 2.

Table 12-1 Timer 2 Mode

RCLK + TCLK	CP/RL2	TR2	DCEN	T2OE	Mode
x	x	0	x	0	(off)
1	x	1	0	0	Baud-rate generator
0	1	1	0	0	16-bit capture
0	0	1	0	0	16-bit auto-reload (counting-up only)
0	0	1	1	0	16-bit auto-reload (counting-up or counting-down)
0	0	1	0	1	Clock output

13. Serial Port (UART)


The serial port of MG84FL54RB support full-duplex transmission, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed at special function register SBUF. Writing to SBUF loads the transmit register, and reading from SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes: Mode 0 provides *synchronous* communication while Modes 1, 2, and 3 provide *asynchronous* communication. The asynchronous communication operates as a full-duplex Universal Asynchronous Receiver and Transmitter (UART), which can transmit and receive simultaneously and at different baud rates.

Mode 0: 8 data bits (LSB first) are transmitted or received through RXD(P3.0). TXD(P3.1) always outputs the shift clock. The baud rate can be selected to 1/12 or 1/2 the system clock frequency by URM0X6 setting in AUXR2 register.


Mode 1: 10 bits are transmitted through TXD or received through RXD. The frame data includes a start bit (0), 8 data bits (LSB first), and a stop bit (1), as shown in Fig 13-1 . On receive, the stop bit would be loaded into RB8 in SCON register. The baud rate is variable.

Fig 13-1 Mode 1 Data Frame



Mode 2: 11 bits are transmitted through TXD or received through RXD. The frame data includes a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1), as shown in Fig 13-2. On Transmit, the 9th data bit comes from TB8 in SCON register can be assigned the value of 0 or 1. On receive, the 9th data bit would be loaded into RB8 in SCON register, while the stop bit is ignored. The baud rate can be configured to 1/32 or 1/64 the system clock frequency.

Fig 13-2 Mode 2, 3 Data Frame



Mode 3: Mode 3 is the same as Mode 2 except the baud rate is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. In Mode 0, reception is initiated by the condition RI=0 and REN=1. In the other modes, reception is initiated by the incoming start bit with 1-to-0 transition if REN=1.

In addition to the standard operation, the UART can perform framing error detection by looking for missing stop bits, and automatic address recognition.

13.1. Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The shift clock source can be selected to 1/12 or 1/2 the system clock frequency by URM0X6 setting in AUXR2 register. Fig 13-3 shows a simplified functional diagram of the serial port in Mode 0.

Transmission is initiated by any instruction that uses SBUF as a destination register. The “write to SBUF” signal triggers the UART engine to start the transmission. The data in the SBUF would be shifted into the RXD(P3.0) pin by each raising edge shift clock on the TXD(P3.1) pin. After eight raising edge of shift clocks passing, TI would be asserted by hardware to indicate the end of transmission. Fig 13-4 shows the transmission waveform in Mode 0.

Reception is initiated by the condition REN=1 and RI=0. At the next instruction cycle, the Serial Port Controller writes the bits 11111110 to the receive shift register, and in the next clock phase activates Receive.

Receive enables Shift Clock which directly comes from RX Clock to the alternate output function of P3.1 pin. When Receive is active, the contents on the RXD(P3.0) pin would be sampled and shifted into shift register by falling edge of shift clock. After eight falling edge of shift clock, RI would be asserted by hardware to indicate the end of reception. Fig 13-5 shows the reception waveform in Mode 0.

Fig 13-3 Serial Port Mode 0




Fig 13-4 Mode 0 Transmission Waveform





Fig 13-5 Mode 0 Reception Waveform




13.2. Mode 1

10 bits are transmitted through TXD, or received through RXD: a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. The baud rate is determined by the Timer 1 or Timer 2 overflow rate. Fig 13-1 shows the data frame in Mode 1 and Fig 13-6 shows a simplified functional diagram of the serial port in Mode 1.

Transmission is initiated by any instruction that uses SBUF as a destination register. The “write to SBUF” signal requests the UART engine to start the transmission. After receiving a transmission request, the UART engine would start the transmission at the raising edge of TX Clock. The data in the SBUF would be serial output on the TXD pin with the data frame as shown in Fig 13-1 and data width depend on TX Clock. After the end of 8th data transmission, TI would be asserted by hardware to indicate the end of data transmission.

Reception is initiated when Serial Port Controller detected 1-to-0 transition at RXD sampled by RCK. The data on the RXD pin would be sampled by Bit Detector in Serial Port Controller. After the end of STOP-bit reception, RI would be asserted by hardware to indicate the end of data reception and load STOP-bit into RB8 in SCON register.

Fig 13-6 Serial Port Mode 1, 2, 3



13.3. Mode 2 and Mode 3

11 bits are transmitted through TXD, or received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9th data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 the system clock frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Fig 13-2 shows the data frame in Mode 2 and Mode 3. Fig 13-6 shows a functional diagram of the serial port in Mode 2 and Mode 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.


The “write to SBUF” signal requests the Serial Port Controller to load TB8 into the 9th bit position of the transmit shift register and starts the transmission. After receiving a transmission request, the UART engine would start the transmission at the rising edge of TX Clock. The data in the SBUF would be serial output on the TXD pin with the data frame as shown in Fig 13-2 and data width depend on TX Clock. After the end of 9th data transmission, TI would be asserted by hardware to indicate the end of data transmission.

Reception is initiated when the UART engine detected 1-to-0 transition at RXD sampled by RCK. The data on the RXD pin would be sampled by Bit Detector in UART engine. After the end of 9th data bit reception, RI would be asserted by hardware to indicate the end of data reception and load the 9th data bit into RB8 in SCON register.

13.4. Frame Error Detection

When used for framing error detection, the UART looks for missing stop bits in the communication. A missing stop bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by SMOD0 bit (PCON.6). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When SCON.7 functions as FE, it can only be cleared by firmware. Refer to Fig 13-7.

Fig 13-7 UART Frame Error Detection




13.5. Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications as shown in Fig 13-8. In these two modes, 9 data bits are received. The 9th bit goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8=1. This feature is enabled by setting bit SM2 (in SCON register). A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2=1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and check if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2 set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2=1, the receive interrupt will not be activated unless a valid stop bit is received.

Fig 13-8 UART Multiprocessor Communications



13.6. Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of firmware overhead by eliminating the need for the firmware to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON.

In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the “Given” address or the “Broadcast” address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Fig 13-9. The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address. Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave’s address, SADDR, and the address mask, SADEN.

SADEN is used to define which bits in the SADDR are to be used and which bits are “don’t care”. The SADEN mask can be logically ANDed with the SADDR to create the “Given” address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others.

The following examples will help to show the versatility of this scheme:

Slave 0	Slave 1
SADDR = 1100 0000	SADDR = 1100 0000
SADEN = 1111 1101	SADEN = 1111 1110
Given = 1100 00X0	Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	Slave 1	Slave 2
SADDR = 1100 0000	SADDR = 1110 0000	SADDR = 1110 0000
SADEN = 1111 1001	SADEN = 1111 1010	SADEN = 1111 1100
Given = 1100 0XX0	Given = 1110 0X0X	Given = 1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don’t-cares. In most cases, interpreting the don’t-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all “don’t cares” as well as a Broadcast address of all “don’t cares”. This effectively disables the Automatic Addressing mode and allows the micro-controller to use standard 80C51 type UART drivers which do not make use of this feature.

The diagram illustrates the Mode 2, 3 timing sequence. It shows a 9-bit data frame (D0-D8) being received. The data is stored in the SCON register. The RB8 bit in SCON is set to 1 when the 9th bit (D8) is received. The RB8 bit is then used in a logic circuit (AND gate) along with the REN bit and the output of a Comparator (addr_match) to generate the RI (Receive Interrupt) flag. The Comparator compares the received address (D0-D7) with the programmed address. The RI flag is set to 1 when all three conditions are met: REN = 1, RB8 = 1, and addr_match = 1.

(2) After all data bytes have been received, Set SM2 to wait for next address.

Bits T1X12 and URM0X6 in AUXR2 register and BRADJ in AUXR register provide a new option for the baud rate setting, as listed below.

$$\text{Mode 0 Baud Rate} = \frac{\text{SYSCLK Frequency}}{n} ; n=12, \text{ if URM0X6}=0$$
$$; n=2, \text{ if URM0X6}=1$$

If $URM0X6=0$, the baud rate formula is as same as standard 8051.

$$\text{Mode 2 Baud Rate} = \frac{2^{\text{SMOD}}}{n} \times (\text{SYSCLK Frequency}) \quad \begin{array}{l} ; n=64, \text{ if BRADJ}=0 \\ ; n=32, \text{ if BRADJ}=1 \end{array}$$

If BRADJ=0, the baud rate formula is as same as standard 8051.

Using Timer 1 as the Baud Rate Generator

$$\text{Mode 1, 3 Baud Rate} = \frac{2^{\text{SMOD}}}{n} \times \frac{\text{SYSCLK Frequency}}{12 \times (256 - \text{TH1})} ; n=32, \text{ if BRADJ}=0, T1X12=0$$

$$\text{or} = \frac{2^{\text{SMOD}}}{n} \times \frac{\text{SYSCLK Frequency}}{1 \times (256 - \text{TH1})} ; n=32, \text{ if BRADJ}=0, T1X12=1$$

$$; n=16, \text{ if BRADJ}=1$$

(2) For SYSCLK=12MHz, if BRADJ=1, T1X12=1, SMOD=1 and TH1=243, then we can get:

$Baud\ Rate = (2/16) \times 12MHz / (256-243) = 115385\ bps.$
Where, the deviation to the standard 115200 bps is +0.16%, which is acceptable in an UART communication.

Using Timer 2 as the Baud Rate Generator

When Timer 2 is used as the baud rate generator (either TCLK or RCLK in T2CON is '1'), the baud rate is as follows.

$\text{Mode 1, 3 Baud Rate} = \frac{\text{SYSCLK Frequency}}{n \times (65536 - (RCAP2H, RCAP2L))}$ <div style="display: flex; justify-content: space-between; font-size: 0.8em; margin-top: 5px;"> ; n=32, if BRADJ=0 ; n=16, if BRADJ=1 </div>

Note:

(1) If BRADJ=0, the baud rate formula is as same as standard 8051.

13.8. Serial Port Register

All the four operation modes of the serial port are the same as those of the standard 8051 except the baud rate setting. Three registers, PCON, AUXR and AUXR2, are related to the baud rate setting:

SCON (Address=98H, Serial Port Control Register)

7	6	5	4	3	2	1	0
SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

SM0/FE: Serial Port Mode bit 0 (when SMOD0=0)/ Frame Error bit (when SMOD0=1).

When SMOD0=1, this bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid frames but should be cleared by firmware. The SMOD0 bit (in PCON register) must be '1' to enable access to the FE bit.

When SMOD0=0, this bit is combined with SM1 to decide Serial Port Mode.

SM1: Serial Port Mode Bit 1.

Table 13-1 Serial Port Mode setting

SM0, SM1	Mode	Description	Baud Rate
00	0	Shift Register	SYSCLK/12 or SYSCLK/2
01	1	8-bit UART	Variable
10	2	9-bit UART	SYSCLK/64 or SYSCLK/32
11	3	9-bit UART	Variable

SM2: Enables the Automatic Address Recognition feature in Modes 2 or 3.

If SM2=1 then RI will not be set unless the received 9th data bit (RB8) is '1', indicating an address, and the received byte is a Given or Broadcast Address. In Mode 1, if SM2=1 then RI will not be activated unless a valid stop bit was received, and the received byte is a Given or Broadcast Address. In Mode 0, SM2 should be '0'.

REN: Serial reception enable bit.

Set by firmware to enable reception. Cleared by firmware to disable reception.

TB8: The 9th transmit data bit.

The 9th data bit that will be transmitted in Modes 2 and 3. Set or cleared by firmware as desired.

RB8: The 9th receive data bit.

In modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

TI: Transmit interrupt flag.

Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by firmware.

RI: Receive interrupt flag.

Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by firmware.

PCON (Address=87H, Power Control Register)

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL

SMOD: Double baud rate control bit.

SMOD0: Clear to let SCON.7 function as 'SM0', and set to let SCON.7 function as 'FE'.

AUXR (Address=8EH, Auxiliary Register)

7	6	5	4	3	2	1	0
-	-	BRADJ	-	T2X12	-	-	DPS

BRADJ: Baud rate adjustment index.

Set to upgrade the baud rate of the Serial Port. The selection is as following table:

Table 13-2 BRADJ setting

BRADJ	Enhanced Baud Rate Setting
0	Default Baud Rate
1	Double Baud Rate

AUXR2 (Address=A6H, Auxiliary Register 2)

7	6	5	4	3	2	1	0
T0X12	T1X12	URM0X6	-	-	-	-	T0CKOE

T1X12: Timer 1 clock source selector while C/-T=0.

Set to select SYSCLK as the clock source.

Clear to select SYSCLK/12.

URM0X6: Serial Port mode 0 baud rate selector.

Set to select SYSCLK/2 as the baud rate for UART Mode 0.

Clear to select SYSCLK/12 as the baud rate for UART Mode 0.

14. Interrupt

There are 12 interrupt sources available in MG84FL54RB. Each interrupt source can be individually enabled or disabled by setting or clearing an enable bit in the Interrupt Enable registers (IE, AUXIE and XICON). There is also a global disable bit (EA) in the IE register, which can be cleared to disable all interrupts at once. Fig 14-1 shows the interrupt structure in MG84FL54RB.

Each interrupt source has a corresponding bit in the Interrupt Priority registers (IP and AUXIP) to represent its priority. Higher-priority interrupt will be not interrupted by lower-priority interrupt request. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determine which request is serviced. The two priority level interrupt structure allows great flexibility in controlling the handling of these interrupt sources. The following Table 14-1 shows the internal polling sequence in the same priority level and the interrupt vector address.

14.1. Interrupt Source

Table 14-1 Interrupt Sources

Source No.	Interrupt Name	Interrupt Enable Bit	Interrupt Flag Bit	Interrupt Priority Bits	Polling Priority	Vector Address
#1	External Interrupt, INT0	EX0	IE0	PX0	(Highest)	0003H
#2	Timer 0	ET0	TF0	PT0	.	000BH
#3	External Interrupt, INT1	EX1	IE1	PX1	.	0013H
#4	Timer 1	ET1	TF1	PT1	.	001BH
#5	Serial Port	ES	RI+TI	PS	.	0023H
#6	Timer 2	ET2	TF2+ EXF2	PT2	.	002BH
#7	External Interrupt, INT2*	EX2	IE2	PX2	.	0033H
#8	External Interrupt, INT3*	EX3	IE3	PX3	.	003BH
#9	SPI	ESPI	SPIF	PSPI	.	0043H
#10	-	-	-	-	.	004BH
#11	-	-	-	-	.	0053H
#12	-	-	-	-	.	005BH
#13	-	-	-	-	.	0063H
#14	Keypad Interrupt	EKBI	KBIF	PKBI	.	006BH
#15	Two Wire Serial Interface	ETWSI	SI	PTWSI	.	0073H
#16	USB	EUSB	(See Note)	PUSB	(Lowest)	007BH

Note:

The USB interrupt flags include: (See [20.3 USB Interrupt](#))

(1) URST, URSM and USUS: contained in USB register UPCON.

(2) UTXD0, URXD0, UTXD1, UTXD2, ASOFIF and SOFIF: contained in USB register UIFLG.

(3) UTXD3, URXD3: contained in USB register UIFLG1

The external interrupt /INT0 and /INT1 can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON. The external interrupt /INT2 and /INT3 can be programmed high/low level-activated or rising/falling edge-activated depending on bits ILx and ITx (x=2 or 3) in register XICON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON, IE2 and IE3 in XICON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored

to *only if the interrupt was transition –activated*, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer0 and Timer1 interrupts are generated by TF0, TF1 in TCON register, which are set by a rollover in their respective Timer/Counter registers in most cases. When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Timer2 interrupts would be generated by two flags, TF2 or EXF2 in TCON2 register. TF2 would be set by a rollover in Timer/Counter registers in most cases and EXF2 would be set by a negative transition on T2EX pin when T2CON.EXEN2=1.

The serial port interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll RI and TI to determine which one to request service and it will be cleared by firmware.


MG84FL54RB has a keypad interrupt to immediately monitor the variations of P0. The interrupt is generated by KBIF in register KBCON (See Keypad interrupt) that the flag is not cleared by hardware when the service routine is vectored to and must be cleared by firmware.

The other peripheral interrupts, like SPI, TWSI and USB, are usually generated on the completion of data transmission to inform CPU to access data. The SPI interrupt is generated by SPIF in register SPSTAT (See [17 Serial Peripheral Interface \(SPI\)](#)). The TWSI interrupt is generated by SI in register SICON (See [18 2-wire Serial Interface \(TWSI\)](#)). The USB interrupt is generated on the combination of USB event flags and USB endpoint flags contained in USB register (See [20 Universal Serial Bus \(USB\)](#)). These peripheral interrupt flags are not cleared by hardware when the service routine is vectored to and must be cleared by firmware.

All of the bits that generate interrupts can be set or cleared by firmware, with the same result as though it had been set or cleared by hardware. In other words, interrupts can be generated or pending interrupts can be canceled in firmware.

14.2. Interrupt Structure

Fig 14-1 Interrupt Structure



14.3. How Interrupts are Handled

The interrupt flags are sampled every instruction cycle. The samples are polled during the following instruction cycle. If one of the interrupt flags was in a set condition in the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

1. An interrupt of equal or higher priority level is already in progress.
2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
3. The instruction in progress is RETI or any write to the registers associated the interrupts.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any write to the registers associated the interrupts, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each instruction cycle, and the values polled are the values that were present in the previous instruction cycle. If the interrupt flag for a level-sensitive external interrupt is active but not being responded to for one of the above conditions and is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

The processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the interrupt flags of Timer2, Serial Port, SPI, TWSI, Keypad and USB. This has to be done in the user's firmware. It clears an external interrupt flag (IE0, IE1, IE2 or IE3) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter onto the stack (but it does not save the PSW) and reloads the PC with an Vector Address that depends on the source of the interrupt being vectored to, as shown in Table 19-1.

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking the interrupt was still in progress.

Note that the starting addresses of consecutive interrupt service routines are only 8 bytes apart. That means if consecutive interrupts are being used (IE0 and TF0, for example, or TF0 and IE1), and if the first interrupt routine is more than 7 bytes long, then that routine will have to execute a jump to some other memory location where the service routine can be completed without overlapping the starting address of the next interrupt routine

14.4. Interrupt Register

IE (Address=A8H, Interrupt Enable Register)

7	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ET0	EX0

EA: Global disable bit.

If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.

ET2: Timer 2 interrupt enable bit.

ES: Serial Port interrupt enable bit.

ET1: Timer 1 interrupt enable bit.

EX1: External interrupt 1 enable bit.

ET0: Timer 0 interrupt enable bit.

EX0: External interrupt 0 enable bit.

AUXIE (Address=ADH, Interrupt Enable Register 2)

7	6	5	4	3	2	1	0
EUSB	ETWSI	EKBI	-	-	-	-	ESPI

EUSB: USB interrupt enable bit.

ETWSI: 2-wire-Serial-Interface interrupt enable bit.

EKBI: Keypad interrupt enable bit.

ESPI: SPI interrupt enable bit.

XICON (Address=C0H, External Interrupt Control Register)

7	6	5	4	3	2	1	0
IL3	EX3	IE3	IT3	IL2	EX2	IE2	IT2

IL3: External interrupt 3 level control bit. 1: rising-edge/high-level activated; 0: falling-edge/low-level activated.

EX3: External interrupt 3 enable bit.

IE3: External interrupt 3 interrupt flag.

IT3: External interrupt 3 type control bit. 1: edge-triggered; 0: level-triggered.

IL2: External interrupt 2 level control bit. 1: rising-edge/high-level activated; 0: falling-edge/low-level activated.

EX2: External interrupt 2 enable bit.

IE2: External interrupt 2 interrupt flag.

IT2: External interrupt 2 type control bit. 1: edge-triggered; 0: level-triggered.

IP (Address=B8H, Interrupt Priority Register)

7	6	5	4	3	2	1	0
PX3	PX2	PT2	PS	PT1	PX1	PT0	PX0

PX3: External interrupt 3 priority bit.

PX2: External interrupt 2 priority bit.

PT2: Timer 2 interrupt priority bit.

PS: Serial Port interrupt priority bit.

PT1: Timer 1 interrupt priority bit.

PX1: External interrupt 1 priority bit.

PT0: Timer 0 interrupt priority bit.

PX0: External interrupt 0 priority bit.

AUXIP (Address=AEH, Auxiliary Interrupt Priority Register)

7	6	5	4	3	2	1	0
PUSB	PTWSI	PKBI	-	-	-	-	PSPI

PUSB: USB interrupt priority bit.

PTWSI: 2-wire-Serial-Interface interrupt priority bit.

PKBI: Keypad interrupt priority bit.

PSPI: SPI interrupt priority bit.

14.5. Interrupt Priority

The bit values in the register IP and AUXIP determine what priority level each interrupt has. The following tables show the bit values and priority levels associated with each combination.

Table 14-2 Priority Level Determined by IP

IP.x	Interrupt Priority Level
1	Level 1 (high priority)
0	Level 0 (low priority)

Table 14-3 Priority Level Determined by AUXIP

AUXIP.x	Interrupt Priority Level
1	Level 1 (high priority)
0	Level 0 (low priority)

For example, if (IP.3)=(1), then Timer 1 has the priority level equal to 1, which is higher than level 0 with (IP.3)=(0).

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, it won't be stopped and the new interrupt will wait until it is finished. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt will be serviced immediately. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed. In other words, a priority interrupt can itself be interrupted by a higher priority interrupt, but not by another equal or lower priority interrupt.

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, the "Priority within Level" determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence. Note the 'Priority within Level' is only used to resolve simultaneous requests of the same priority level.

14.6. Note on Interrupt during ISP/IAP

During ISP/IAP, the CPU halts for a while for internal ISP/IAP processing. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the ISP/IAP is complete, the CPU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. Users, however, should be aware of the following:

- (1) Any interrupt can not be serviced in time during the CPU halts for ISP/IAP processing.
- (2) The **level triggered** external interrupts, /INT0, /INT1, /INT2 and /INT3, should keep active until the ISP/IAP is complete, or they will be neglected.

15. Keypad Interrupt

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when Port 1 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can configure the port via SFRs for different tasks.

There are three SFRs related to this function. The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 are enabled to trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set by hardware when the condition is matched. An interrupt will be generated if it has been enabled by setting the EKBI bit in AUXIE register and EA=1. The PATN_SEL bit (in KBCON) is used to define “equal” or “not-equal” for the comparison.

In order to use the Keypad Interrupt as the “Keyboard” Interrupt, the user needs to set KBPATN=0xFF and PATN_SEL=0 (not equal). Then, any key connected to Port 0 which is enabled by KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may wake up the CPU from Idle or Power down modes.

15.1. Keypad Register

The following special function registers are related to the KBI operation:

KBPATN (Address=D5H, Keypad Pattern Register)

7	6	5	4	3	2	1	0
KBPATN.7	KBPATN.6	KBPATN.5	KBPATN.4	KBPATN.3	KBPATN.2	KBPATN.1	KBPATN.0

KBPATN.7-0: The keypad pattern, reset value is 0xFF.

KBCON (Address=D6H, Keypad Control Register)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	PATN_SEL	KBIF

PATN_SEL: Pattern Matching Polarity selection.

When set, Port 0 has to be **equal** to the user-defined Pattern in KBPATN to generate the interrupt.
When clear, Port 0 has to be **not equal** to the value of KBPATN register to generate the interrupt.

KBIF: Keypad Interrupt Flag. Set when Port 0 matches user defined conditions specified in KBPATN, KBMASK, and PATN_SEL. Needs to be cleared by firmware by writing “0”.

KBMASK (Address=D7H, Keypad Interrupt Mask Register)

7	6	5	4	3	2	1	0
KBMASK.7	KBMASK.6	KBMASK.5	KBMASK.4	KBMASK.3	KBMASK.2	KBMASK.1	KBMASK.0

KBMASK.7: When set, enables P0.7 as a cause of a Keypad Interrupt.
KBMASK.6: When set, enables P0.6 as a cause of a Keypad Interrupt.
KBMASK.5: When set, enables P0.5 as a cause of a Keypad Interrupt.
KBMASK.4: When set, enables P0.4 as a cause of a Keypad Interrupt.
KBMASK.3: When set, enables P0.3 as a cause of a Keypad Interrupt.
KBMASK.2: When set, enables P0.2 as a cause of a Keypad Interrupt.
KBMASK.1: When set, enables P0.1 as a cause of a Keypad Interrupt.
KBMASK.0: When set, enables P0.0 as a cause of a Keypad Interrupt.

16. Power Management

MG84FL54RB supports two power-reducing modes: Idle and Power-down. These modes are accessed through the PCON register.

16.1. Power Saving Mode

16.1.1. Idle Mode

Setting the IDL bit in PCON enters idle mode. Idle mode halts the internal CPU clock. The CPU state is preserved in its entirety, including the RAM, stack pointer, program counter, program status word, and accumulator. The Port pins hold the logical states they had at the time that Idle was activated. Idle mode leaves the peripherals running in order to allow them to wake up the CPU when an interrupt is generated. Timer 0, Timer 1, Timer 2, SPI, TWSI, UART and the USB will continue to function during Idle mode. Any enabled interrupt source or reset may terminate Idle mode. When exiting Idle mode with an interrupt, the interrupt will immediately be serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into Idle.

16.1.2. Power-Down Mode


Setting the PD bit in PCON enters Power-down mode. Power-down mode stops the oscillator and powers down the Flash memory in order to minimize power consumption. Only the power-on circuitry will continue to draw power during Power-down. During Power-down the power supply voltage may be reduced to the RAM keep-alive voltage. The RAM contents will be retained; however, the SFR contents are not guaranteed once VDD_CORE has been reduced. Power-down may be exited by external reset, power-on reset, enabled external interrupts, enabled keypad interrupt, or enabled USB interrupt.

The user should not attempt to enter (or re-enter) the power-down mode for a minimum of 4 μ s until after one of the following conditions has occurred: Start of code execution (after any type of reset), or Exit from power-down mode.

16.1.3. Power-Down Wake-up Source

The following figure shows the power-down wake-up sources.

Fig 16-1 Wake-up Sources



16.1.4. Interrupt Recovery from Power-Down Mode

Four external interrupts may be configured to terminate Power-down mode. External interrupts /INT0 (P3.2), /INT1 (P3.3), /INT2 (P3.6) and /INT3 (P3.7) may be used to exit Power-down. To wake up by external interrupt /INT0 or /INT1, the interrupt must be enabled and configured to low-level or falling-edge triggered type operation.

To wake up by external interrupt /INT2 or /INT3, the interrupt must be enabled and can be setting to high/low level-triggered or raising/falling edge-triggered type operation.

When terminating Power-down by an interrupt, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate and the CPU will not resume execution until after the timer has reached internal counter full. After the timeout period, the interrupt service routine will begin. To prevent the interrupt from re-triggering, the interrupt service routine should disable the interrupt before returning.

16.1.5. Reset Recovery from Power-Down Mode

Wakeup from Power-down through an external reset is similar to the interrupt. At the rising edge of RST, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has reached internal counter full. The RST pin must be held high for longer than the timeout period to ensure that the device is reset properly. The device will begin executing once RST is brought low.

It should be noted that when idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin.

16.2. Power Control Register

PCON (Address=87H, Power Control Register)

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL

PD: Power-Down control bit.

0: This bit could be cleared by CPU or any exited power-down event.

1: Setting this bit activates power down operation.

IDL: Idle mode control bit.

0: This bit could be cleared by CPU or any exited Idle mode event.

1: Setting this bit activates idle mode operation.

16.3. Wake-up from Power-Down

To exit from Power-Down mode, it is recommended to insert at least one NOP instruction following the instruction that invokes Power-Down mode (See Fig 16-2). The NOP instruction is used to eliminate the possibility of unexpected code execution when returning from the interrupt service routine.

Fig 16-2 Example Wake-up from Power-Down

```
*****
; Wake-up-from-power-down by /INT0 interrupt
*****
INT0    BIT    0B2H        ;P3.2
EA       BIT    0AFH        ;IE.7
EX0      BIT    0A8H        ;IE.0

        CSEG    AT 0000h
        JMP     start

;
        CSEG    AT 0003h    ;/INT0 interrupt vector, address=0003h
        JMP     IE0_isr
IE0_isr:
        CLR     EX0
        ;... do something
        ;...
        RETI

;
start:
        ;...
        ;...

        SETB    INT0        ;pull high P3.2

        CLR     IE0          ;clear /INT0 interrupt flag
        SETB    IT0          ;may select falling-edge/low-level triggered
        SETB    EA          ;enable global interrupt
        SETB    EX0          ;enable /INT0 interrupt

        ORL     PCON,#02h    ;put CPU into power-down mode
        NOP                ;! Note: here must be a NOP

Resume_operation:
        ;If /INT0 is triggered by a falling-edge, the CPU will wake up, enter "IE0_isr",
        ;and then return here to run continuously !

        ;...
        ;...
;
```


Note:

/INT0 is used in this example

17. Serial Peripheral Interface (SPI)

The device provides a high-speed serial communication interface, the SPI interface. SPI is a full-duplex, high-speed and synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 4 Mbps can be supported in either Master or Slave mode under the 12MHz system clock. A specially designed Transmit Holding Register (THR) improves the transmit performance compared to the conventional SPI.

Fig 17-1 SPI Block Diagram



The SPI interface has four pins: MISO (P2.6), MOSI (P2.5), SPICLK (P2.7) and /SS (P2.4):

- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on the MOSI pin (Master Out / Slave In) and flows from slave to master on the MISO pin (Master In / Slave Out). The SPICLK signal is output in the master mode and is input in the slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0, these pins function as normal I/O pins.
- /SS is the optional slave select pin. In a typical configuration, an SPI master asserts one of its port pins to select one SPI device as the current slave. An SPI slave device uses its SS pin to determine whether it is selected. But if SPEN (SPCTL.6) = 0 or SSIG (SPCTL.7) = 1, the /SS pin is ignored.


Note that even if the SPI is configured as a master (MSTR = 1), it can still be converted to a slave by driving the /SS pin low (if SSIG = 0). Should this happen, the SPIF bit (SPSTAT.7) will be set. See Section "Mode change on /SS-pin".

17.1. Typical SPI Configurations

17.1.1. Single Master & Single Slave

For the master: can use any port pin, including P2.4 (/SS), to drive the /SS pin of the slave.
For the slave: SSIG is '0', and /SS pin is used to select the slave.


Fig 17-2 Single Master & Slave



17.1.2. Dual Device, where either can be a Master or a Slave

Two devices are connected to each other and either device can be a master or a slave. When no SPI operation is occurring, both can be configured as masters with MSTR=1, SSIG=0 and P2.4 (/SS) configured in quasi-bidirectional mode. When any device initiates a transfer, it can configure P2.4 as an output and drive it low to force a "mode change to slave" in the other device.


Fig 17-3 Dual Device



17.1.3. Single Master & Multiple Slaves

For the master: can use any port pin, including P2.4 (/SS) to drive the /SS pins of the slaves.
For all the slaves: SSIG is '0', and are selected by their corresponding /SS pins.

Fig 17-4 Single Master & Multiple Slaves



17.2. Configuring the SPI

Table 17-1 SPI Master and Slave Selection

SPEN (SPCTL. 6)	SSIG (SPCTL. 7)	/SS -pin	MSTR (SPCTL. 4)	Mode	MISO -pin	MOSI -pin	SPICLK -pin	Remarks
0	X	X	X	SPI disabled	input	input	input	P2.4~P2.7 are used as general port pins.
1	0	0	0	Slave (selected)	output	input	input	Selected as slave.
1	0	1	0	Slave (not selected)	Hi-Z	input	input	Not selected.
1	0	0	1 → 0	Slave (by mode change)	output	input	input	Mode change to slave if /SS pin is driven low, and MSTR will be cleared to '0' by H/W automatically.
1	0	1	1	Master (idle)	input	Hi-Z	Hi-Z	MOSI and SPICLK are at high impedance to avoid bus contention when the Master is idle.
				Master (active)		output	output	MOSI and SPICLK are push-pull when the Master is active.
1	1	X	0	Slave	output	input	input	
1	1	X	1	Master	input	output	output	

"X" means "don't care".

17.2.1. Additional Considerations for a Slave

When CPHA is 0, SSIG must be 0 and /SS pin must be negated and reasserted between each successive serial byte transfer. Note the SPDAT register cannot be written while /SS pin is active (low), and the operation is undefined if CPHA is 0 and SSIG is 1.

When CPHA is 1, SSIG may be 0 or 1. If SSIG=0, the /SS pin may remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred for use in systems having a single fixed master and a single slave configuration.

17.2.2. Additional Considerations for a Master

In SPI, transfers are always initiated by the master. If the SPI is enabled (SPEN=1) and selected as master, writing to the SPI data register (SPDAT) by the master starts the SPI clock generator and data transfer. The data will start to appear on MOSI about one half SPI bit-time to one SPI bit-time after data is written to SPDAT.

Before starting the transfer, the master may select a slave by driving the /SS pin of the corresponding device low. Data written to the SPDAT register of the master is shifted out of MOSI pin of the master to the MOSI pin of the slave. And, at the same time the data in SPDAT register of the selected slave is shifted out on MISO pin to the MISO pin of the master.

After shifting one byte, the SPI clock generator stops, setting the transfer completion flag (SPIF) and an interrupt will be created if the SPI interrupt is enabled. The two shift registers in the master CPU and slave CPU can be considered as one distributed 16-bit circular shift register. When data is shifted from the master to the slave, data is also shifted in the opposite direction simultaneously. This means that during one shift cycle, data in the master and the slave are interchanged.

17.2.3. Mode Change on /SS-pin

If SPEN=1, SSIG=0, MSTR=1 and /SS pin=1, the SPI is enabled in master mode. In this case, another master can drive this pin low to select this device as an SPI slave and start sending data to it. To avoid bus contention, the SPI becomes a slave. As a result of the SPI becoming a slave, the MOSI and SPICLK pins are forced to be an input and MISO becomes an output. The SPIF flag in SPSTAT is set, and if the SPI interrupt is enabled, an SPI interrupt will occur. User firmware should always check the MSTR bit. If this bit is cleared by a slave select and the user wants to continue to use the SPI as a master, the user must set the MSTR bit again, otherwise it will stay in slave mode.

17.2.4. No Write Collision

The SPI is Dual Buffered in the transmit direction and also Dual Buffered in the receive direction. New data for transmission can not be written to the Transmit Holding Register (THR) until the previous data is loaded to the Output Shift Register to be transmitted. The THRE (SPSTAT.6) bit is set to indicate the user can write a new data byte to the THR for the following proceeding transmission. This architecture makes higher throughput compared to the one with Write Collision indication.

17.2.5. SPI Clock Rate Select

The SPI clock rate selection (in master mode) uses the SPR1 and SPR0 bits in the SPCTL register, and SPR2 bit in the SPSTAT register, as shown below.

Table 17-2 SPI Clock Rates


SPR2	SPR1	SPR0	SPI Clock Rate @ SYSCLK=12MHz	SYSCLK divided by
0	0	0	3 MHz	4
0	0	1	2 MHz	6
0	1	0	1.5 MHz	8
0	1	1	1 MHz	12
1	0	0	750 KHz	16
1	0	1	500 KHz	24
1	1	0	250 KHz	48
1	1	1	125 KHz	96

17.3. Data Mode

Clock Phase Bit (CPHA) allows the user to set the edges for sampling and changing data. The Clock Polarity bit, CPOL, allows the user to set the clock polarity. The following figures show the different settings of CPHA.


17.3.1. SPI Slave Transfer Format with CPHA=0

Fig 17-5 SPI Slave Transfer Format with CPHA=0




17.3.2. SPI Slave Transfer Format with CPHA=1

Fig 17-6 SPI Slave Transfer Format with CPHA=1




17.3.3. SPI Master Transfer Format with CPHA=0

Fig 17-7 SPI Master Transfer Format with CPHA=0



17.3.4. SPI Master Transfer Format with CPHA=1

Fig 17-8 SPI Master Transfer Format with CPHA=1



17.4. SPI Register

The following special function registers are related to the SPI operation:

SPCTL (Address=85H, SPI Control Register)

7	6	5	4	3	2	1	0
SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0

SSIG: /SS is ignored

If SSIG=1, MSTR decides whether the device is a master or slave.

If SSIG=0, the /SS pin decides whether the device is a master or slave.

SPEN: SPI enable

If SPEN=1, the SPI is enabled.

If SPEN=0, the SPI interface is disabled and all SPI pins will be general-purpose I/O ports.

DORD: SPI data order

1: The LSB of the data byte is transmitted first.

0: The MSB of the data byte is transmitted first.

MSTR: Master/Slave mode select

CPOL: SPI clock polarity select

1: SPICLK is high when idle. The leading edge of SPICLK is the falling edge and the trailing edge is the rising edge.

0: SPICLK is low when idle. The leading edge of SPICLK is the rising edge and the trailing edge is the falling edge.

CPHA: SPI clock phase select

1: Data is driven on the leading edge of SPICLK, and is sampled on the trailing edge.

0: Data is driven when /SS pin is low (SSIG=0) and changes on the trailing edge of SPICLK. Data is sampled on the leading edge of SPICLK.

(Note : If SSIG=1, CPHA must not be 1, otherwise the operation is not defined.)

SPR1-SPR0: SPI clock rate select (associated with SPR2, when in master mode)

{SPR2, SPR1, SPR0} = 000: SYSCLK/4 100: SYSCLK/16

001: SYSCLK/6 101: SYSCLK/24

010: SYSCLK/8 110: SYSCLK/48

011: SYSCLK/12 111: SYSCLK/96

SPSTAT (Address=84H, SPI Status Register)

7	6	5	4	3	2	1	0
SPIF	THRE	-	-	-	-	-	SPR2

SPIF: SPI transfer completion flag

When a serial transfer finishes, the SPIF bit is set and an interrupt is generated if SPI interrupt is enabled. If /SS pin is driven low when SPI is in master mode with SSIG=0, SPIF will also be set to signal the "mode change". The SPIF is cleared in firmware by writing '1' to this bit.

THRE (*read-only*): Transmit Holding Register (THR) Empty flag.

0: means the THR is "empty".

This bit is cleared by hardware when the THR is empty. That means the data in THR is loaded (by H/W) into the Output Shift Register to be transmitted, and now the user can write the next data byte to SPDAT for next transmission.

1: means the THR is "not empty".

This bit is set by hardware just when SPDAT is written by firmware.

SPR2: SPI clock rate select (associated with SPR1 and SPR0)

SPDAT (Address=86H, SPI Data Register)

7	6	5	4	3	2	1	0
(MSB)							(LSB)

SPDAT has two physical registers for writing to and reading from:

- (1) For writing to: SPDAT is the THR containing data to be loaded into the output shift register for transmit.
- (2) For reading from: SPDAT is the input shift register containing the received data.

18. 2-wire Serial Interface (TWSI)

Features


- Simple yet powerful and flexible communication interface, only two bus lines needed.
- Both Master and Slave operation supported, and device can operate as Transmitter or Receiver.
- 7-bit address space allows up to 128 different Slave addresses.
- Multi-master arbitration support.
- Up to 400 kHz data transfer speed.
- Programmable Slave address with General Call support.

Description

The 2-wire Serial Interface (TWSI) is ideally suited for typical microcontroller applications. The TWSI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hardware needed to implement this bus is a single pull-up resistor for each of the TWSI bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWSI protocol.

The CPU interfaces to the TWSI through the following four special function registers: SIADR (serial interface address register), SIDAT (serial interface data register), SICON (serial interface control register) and SISTA (serial interface status register). And, the TWSI hardware interfaces to the serial bus via two lines: SDA (serial data line, P2.1) and SCL (serial clock line, P2.0).

Fig 18-1 TWSI Bus Connection



18.1. The Special Function Registers for TWSI

The Serial Interface Address Register, SIADR, Address=D1H

The CPU can read from and write to this register directly. SIADR is not affected by the TWSI hardware. The contents of this register are irrelevant when TWSI is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWSI bus after a START condition.

SIADR (Address=D1H, TWSI Address Register)

7	6	5	4	3	2	1	0
(A6)	(A5)	(A4)	(A3)	(A2)	(A1)	(A0)	GC

|<----- Own Slave Address ----->|

The Serial Interface Data Register, SIDAT, Address=D2H

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWSI is in a defined state and the serial interrupt flag (SI) is set. Data in SIDAT remains stable as long as SI is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SIDAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SIDAT.

SIDAT (Address=D2H, TWSI Data Register)

7	6	5	4	3	2	1	0
(D7)	(D6)	(D5)	(D4)	(D3)	(D2)	(D1)	(D0)

<----- Shift direction ----->

SIDAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWSI hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SIDAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into SIDAT, the serial data is available in SIDAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SIDAT on the falling edges of clock pulses on the SCL line.

When the CPU writes to SIDAT, the bit SD7 is the first bit to be transmitted to the SDA line. After nine serial clock pulses, the eight bits in SIDAT will have been transmitted to the SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SIDAT.

The Serial Interface Control Register, SICON, Address=F8H

The CPU can read from and write to this register directly. Two bits are affected by the TWSI hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS1="0".

SICON (Address=F8H, TWSI Control Register)

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0

ENSI, the TWSI Hardware Enable Bit

When ENSI is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored, TWSI is in the not-addressed slave state, and STO bit in SICON is forced to "0". No other bits are affected, and, P2.1 (SDA) and P2.0 (SCL) may be used as open drain I/O pins. When ENSI is "1", TWSI is enabled, and, the P2.1 and P2.0 port latches must be set to logic 1 for the following serial communication.

STA, the START Flag

When the STA bit is set to enter a master mode, the TWSI hardware checks the status of the serial bus and generates a START condition if the bus is free. If the bus is not free, then TWSI waits for a STOP condition and generates a START condition after a delay. If STA is set while TWSI is already in a master mode and one or more bytes are transmitted or received, TWSI transmits a repeated START condition. STA may be set at any time. STA may also be set when TWSI is an addressed slave. When the STA bit is reset, no START condition or repeated START condition will be generated.

STO, the STOP Flag

When the STO bit is set while TWSI is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWSI hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWSI hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if TWSI is in a master mode (in a slave mode, TWSI generates an internal STOP condition which is not transmitted), and then transmits a START condition.

SI, the Serial Interrupt Flag

When a new TWSI state is present in the SISTA register, the SI flag is set by hardware. And, if the TWSI interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be cleared by firmware. When the SI flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the SCL line.

AA, the Assert Acknowledge Flag

If the AA flag is set to "1", an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- 1) The own slave address has been received.
- 2) A data byte has been received while TWSI is in the master/receiver mode.
- 3) A data byte has been received while TWSI is in the addressed slave/receiver mode.

If the AA flag is reset to "0", a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when:

- 1) A data has been received while TWSI is in the master/receiver mode.
- 2) A data byte has been received while TWSI is in the addressed slave/receiver mode.

CR0, CR1 and CR2, the Clock Rate Bits

These three bits determine the serial clock frequency when TWSI is in a master mode. The clock rate is not important when TWSI is in a slave mode because TWSI will automatically synchronize with any clock frequency, which is from a master, up to 100 KHz. The various serial clock rates are shown in the following table.

Table 18-1 TWSI Clock Rates

CR2	CR1	CR0	TWSI Clock Rate @ SYSCLK=12MHz	SYSCLK divided by
0	0	0	1.5 MHz	8
0	0	1	1M KHz	12
0	1	0	400 KHz	30
0	1	1	200 KHz	60
1	0	0	100 KHz	120
1	0	1	50 KHz	240
1	1	0	25 KHz	480
1	1	1	12.5 KHz	960

The Status Register, SISTA, Address=D3H

SISTA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SISTA contains F8H, no serial interrupt is requested. All other SISTA values correspond to defined TWSI states. When each of these states is entered, a status interrupt is requested (SI=1). A valid status code is present in SISTA when SI is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

SISTA (Address=D3H, TWSI Status Register)

7	6	5	4	3	2	1	0
(b7)	(b6)	(b5)	(b4)	(b3)	(b2)	(b1)	(b0)

18.2. Operating Modes

There are four operating modes for the TWSI: 1) Master/Transmitter mode, 2) Master/Receiver mode, 3) Slave/Transmitter mode and 4) Slave/Receiver mode. Bits STA, STO and AA in SICON decide the next action which the TWSI hardware will take after SI is cleared by firmware. When the next action is completed, a new status code in SISTA will be updated and SI will be set by hardware in the same time. Now, the interrupt service routine is entered (if the TWSI interrupt is enabled), and the new status code can be used to determine which appropriate routine the firmware is to branch to.

18.2.1. Master Transmitter Mode

In the master transmitter mode, a number of data bytes are transmitted to a slave receiver. Before the master transmitter mode can be entered, SICON must be initialized as follows:

SICON

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
Bit rate	1	0	0	0	x	Bit rate	

CR0, CR1, and CR2 define the serial bit rate. ENSI must be set to logic 1 to enable TWSI. If the AA bit is reset, TWSI will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus. In other words, if AA is reset, TWSI cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit using the SETB instruction. The TWSI logic will now test the serial bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register

(SISTA) will be 08H. This status code must be used to vector to an interrupt service routine that loads SIDAT with the slave address and the data direction bit (SLA+W). The SI bit in SICON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated START condition (state 10H), TWSI may switch to the master receiver mode by loading SIDAT with SLA+R.

18.2.2. Master Receiver Mode

In the master receiver mode, a number of data bytes are received from a slave transmitter. SICON must be initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load SIDAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in SICON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. They are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated start condition (state 10H), TWSI may switch to the master transmitter mode by loading SIDAT with SLA+W.

18.2.3. Slave Transmitter Mode

In the slave transmitter mode, a number of data bytes are transmitted to a master receiver. To initiate the slave transmitter mode, SIADR and SICON must be loaded as follows:

SIADR

7	6	5	4	3	2	1	0
X	X	X	X	X	X	X	GC

|<----- Own Slave Address ----->|

The upper 7 bits are the address to which TWSI will respond when addressed by a master. If the LSB (GC) is set, TWSI will respond to the general call address (00H); otherwise it ignores the general call address.

SICON

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
x	1	0	0	0	1	x	x

CR0, CR1, and CR2 do not affect TWSI in the slave mode. ENSI must be set to "1" to enable TWSI. The AA bit must be set to enable TWSI to acknowledge its own slave address or the general call address. STA, STO, and SI must be cleared to "0".

When SIADR and SICON have been initialized, TWSI waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for TWSI to operate in the slave transmitter mode. After its own slave address and the "R" bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave transmitter mode may also be entered if arbitration is lost while TWSI is in the master mode (see state B0H).

If the AA bit is reset during a transfer, TWSI will transmit the last byte of the transfer and enter state C0H or C8H. TWSI is switched to the not-addressed slave mode and will ignore the master receiver if it continues the transfer.

Thus the master receiver receives all 1s as serial data. While AA is reset, TWSI does not respond to its own slave address or a general call address. However, the serial bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate TWSI from the bus.

18.2.4. Slave Receiver Mode

In the slave receiver mode, a number of data bytes are received from a master transmitter. Data transfer is initialized as in the slave transmitter mode.

When SIADR and SICON have been initialized, TWSI waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for TWSI to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave receiver mode may also be entered if arbitration is lost while TWSI is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, TWSI will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, TWSI does not respond to its own slave address or a general call address. However, the serial bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate from the bus.

18.3. Miscellaneous States

There are two SISTA codes that do not correspond to a defined TWSI hardware state, as described below.

S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when TWSI is not involved in a serial transfer.

S1STA = 00H:

This status code indicates that a bus error has occurred during an TWSI serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal TWSI signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared by firmware. This causes TWSI to enter the “not-addressed” slave mode (a defined state) and to clear the STO flag (no other bits in SICON are affected). The SDA and SCL lines are released (a STOP condition is not transmitted).


18.4. Using the TWSI

The TWSI is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWSI is interrupt-based, the application firmware is free to carry on other operations during a TWSI byte transfer. Note that the TWSI interrupt enable bit ETWSI bit (AUXIE.6) together with the EA bit allow the application to decide whether or not assertion of the SI Flag should generate an interrupt request. When the SI flag is asserted, the TWSI has finished an operation and awaits application response. In this case, the status register SISTA contains a status code indicating the current state of the TWSI bus. The application firmware can then decide how the TWSI should behave in the next TWSI bus operation by properly programming the STA, STO and AA bits (in SICON).


The following operating flow charts will instruct the user to use the TWSI using state-by-state operation. First, the user should fill SIADR with its own Slave address (refer to the previous description about SIADR). To act as a master, after initializing the SICON, the first step is to set "STA" bit to generate a START condition to the bus. To act as a slave, after initializing the SICON, the TWSI waits until it is addressed. And then follow the operating flow chart for a number a next actions by properly programming (STA,STO,SI,AA) in the SICON. Since the TWSI hardware will take next action when SI is just cleared, it is recommended to program (STA,STO,SI,AA) by two steps, first STA, STO and AA, then clear SI bit (may use instruction "CLR SI") for safe operation.

The figure below shows how to read the flow charts.


Fig 18-2 Description of TWSI flow chart




(1) Master/Transmitter Mode




(2) Master/Receiver Mode




(3) Slave/Transmitter Mode



(4) Slave/Receiver Mode



(5) Slave/Receiver Mode (For General Call)



18.5. Sample Code for TWSI

The following figure shows the sample code for TWSI.

Fig 18-3

```
#include "REG_MG84FL54.H"

void IIC_Start( void )
{
    STA = SET;
    while( SI == CLR );
    STA = CLR;
}

void IIC_Stop( void )
{
    STO = SET;
    SI = CLR;
    while( STO == SET );
}

void IIC_Write( BYTE Data )
{
    SIDAT = Data;
    SI = CLR;
    while( SI == CLR );
}

BYTE IIC_Read( void )
{
    SI = CLR;
    while(SI == CLR);
    return SIDAT;
}


void Initial_IIC( void )
{
    { P2M0 = 0x03;           // Set P2.0 , P2.1 Open_Drain Output
      P2M1 = 0x03;           // Set P2.0 , P2.1 Open_Drain Output
      ENSI = SET;            // Enable TWSI
      CR1 = SET;             // CLK = 200K
      CR0 = SET;
    }
}
```

19. One-Time-Enabled Watchdog Timer (WDT)

The WDT is intended as a recovery method in situations where the CPU may be subjected to firmware upset. The WDT consists of a 15-bits free-running counter, an 8-bit prescaler and a control register (WDTCR). System clock(SYSCLK) available for the WDT. The block diagram is shown below.

19.1. WDT Block Diagram

Fig 19-1 WDT Block Diagram



To enable the WDT, users must set ENW bit (WDTCR.5). When the WDT is enabled, the counter will increment one by an interval of $(12 \times \text{Prescaler} / \text{SYSCLK})$. And now the user needs to clear it by writing “1” to the CLRW bit (WDTCR.4) before WDT overflows. When WDT overflows, the CPU will reset itself and re-start.

Why the WDT is called “One-time Enabled”? It is because: *Once the WDT is enabled by setting ENW bit, there is no way to disable it except through power-on reset, which will clear the ENW bit.* The WDTCR register will keep the previous programmed value unchanged after hardware (RST-pin) reset, software reset and WDT reset. For example, if the WDTCR is 0x2D, it still keeps at 0x2D rather than 0x00 after these resets. Only power-on reset can initialize it to 0x00.

WDTCR (Address=E1H, Watch-Dog-Timer Control Register)

7	6	5	4	3	2	1	0
WRF	-	ENW	CLRW	WIDL	PS2	PS1	PS0

WRF: WDT reset flag. When WDT overflows, this bit is set by H/W. It should be cleared by firmware.

ENW: Enable WDT. Set to enable WDT. (Note: Once set, it can only be cleared by power-on reset.)

CLRW: Clear WDT. “Writing 1” to this bit will clear WDT. (Note: It has no need to be cleared by “writing 0”.)

WIDL: WDT in Idle mode. Set this bit to let WDT keep counting while the CPU is in the idle mode.

PS2~PS1: Prescaler select. See the following Table.

Table 19-1 WDT Prescaler select

PS2	PS1	PS0	Prescaler value
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128

1	1	1	256
---	---	---	-----

Note:

WDTCLR is a Write-only register, and it can only be reset to its initial value through power-on reset.

19.2. WDT During Idle and Power Down

In the Idle mode, the WIDL bit (WDTCLR.3) determines whether WDT counts or not. Set this bit to let WDT keep counting in the idle mode.

19.3. WDT Automatically Enabled by Hardware

In addition to being initialized by firmware, the WDTCLR register can also be automatically initialized at power-up by the hardware options HWENW, HWWIDL and HWPS[2:0], which should be programmed by a universal Writer or Programmer or Megawin proprietary Writer (See [5 Hardware Option](#)).

19.4. WDT Overflow Period

The WDT overflow period is determined by the formula:

$$\text{WDT Overflow Period} = \frac{2^{15} \times 12 \times \text{Prescaler}}{\text{SYSCLK Frequency}}$$

The following table shows the WDT overflow period for CPU running at SYSCLK=6MHz and 12MHz. The period is the maximum interval for the user to clear the WDT to prevent from chip reset.

Table 19-2 WDT Overflow Period at SYSCLK=6MHz & 12MHz

PS2	PS1	PS0	Prescaler value	SYSCLK=6MHz	SYSCLK=12MHz
0	0	0	2	131.072 ms	65.536 ms
0	0	1	4	262.144 ms	131.072 ms
0	1	0	8	524.288 ms	262.144 ms
0	1	1	16	1.048 s	524.288 ms
1	0	0	32	2.097 s	1.048 s
1	0	1	64	4.194 s	2.097 s
1	1	0	128	8.389 s	4.194 s
1	1	1	256	16.778 s	8.389 s

19.5. Sample Code for WDT

The following Fig 19-2 shows a sample code for WDT.

Condition: SYSCLK=6MHz

Target: WDT Overflow Period = 1.048 seconds

Fig 19-2 Sample Code for WDT

```

WDTCLR_buf DATA 30h ;declare a buffer for WDTCLR register
; (because WDTCLR is a Write-only register)
start:
    i...
    i...

    MOV WDTCLR_buf, #00h ;clear buffer for WDTCLR register

```

```
ANL    WDTCR_buf,#0F8h ;(PS2,PS1,PS0)=(0,1,1), prescaler=16
ORL    WDTCR_buf,#03h  ;@SYSCLK=6MHz, WDT_Overflow_Period=1.048s
MOV    WDTCR,WDTCR_buf ;
```

```
ORL    WDTCR_buf,#20h  ;enable WDT
MOV    WDTCR,WDTCR_buf ;write to WDTCR register
```

main_loop:

```
ORL    WDTCR_buf,#10h  ;clear WDT
MOV    WDTCR,WDTCR_buf ;
;...
;...
JMP    main_loop
```

```
ANL    WDTCR_buf,#0DFh ;disable WDT
MOV    WDTCR,WDTCR_buf ;
```


20. Universal Serial Bus (USB)

MG84FL54RB implements a USB full-speed function which is fully compliant with USB specification 2.0 and 1.1 to support various usb applications. The USB block contains a USB transceiver which transmits and receives differential usb signal, a 256 bytes FIFO which is a temporary store data unit, and a USB Core to perform NRZI encoding and decoding, bit stuffing, CRC generation and checking, serial-parallel data transforming, data flow between 256 bytes FIFO and uC, usb special function register and setting, and communication with CPU by MOVX instruction.

Before using USB function of MG84FL54RB, we assume that user has a comprehensive understanding on USB protocol and application. So, the following descriptions in this chapter would not focus on the detail of USB specification. If user is interesting in USB specification, user can download the latest version of USB specification document from the usb official website <http://www.usb.org/home>.


Megawin Inc. also offers a development kit which contain sample code, C language library and application note on the website <http://www.megawin.com.tw/> to help user to implement design more quickly and easily.

Note:

MG84FL54RB can't be used as a USB HOST device or USB OTG device.

20.1. USB Block Diagram

Fig 20-1 USB Block Diagram




20.2. USB FIFO Management

A total of 6 endpoints are available in MG84FL54RB as shown in Fig 20-2. Endpoint 0 supports a bi-direction control transfer. Endpoint 1 supports Interrupt/Bulk IN transaction. Endpoint 2 supports Interrupt/Bulk or Isochronous IN transaction. Endpoint 3 supports Interrupt/Bulk IN or OUT transaction depends on the setting of EP3DIR in DCON register. Endpoint 3 also has additional function to support Isochronous OUT transaction. Endpoint 4 supports Isochronous OUT transaction. Endpoint 5 supports Isochronous IN transaction.

There are 256 bytes FIFO for temporary usb data store unit accessed by USB core and Fig 20-2 shows the USB FIFO configuration. Endpoint 2 and 3 support Dual Buffer mode by the setting of TXDBM and RXDBM in EPCON register. In Non Dual Buffer mode, each endpoint has 64 bytes FIFO space and the maximum data packet size can be up to 64 bytes. In Dual Buffer mode, the 64 bytes FIFO for endpoint 2 and 3 would be split to two 32 bytes bank to improve the usage of FIFO.


Fig 20-2 USB FIFO Configuration



20.3. USB Interrupt

The following Fig 20-3 shows the USB interrupt structure and there are 14 interrupt flags which are located in USB SFRs shown in .The USB interrupt is generated on the combination of USB event flags and USB endpoint flags contained in USB SFRs. The USB event flags include USB reset flag (URST), USB resume flag (URSM) and USB suspend flag (USUS) can indicate that the upstream host has sent the USB reset, resume or suspend event on usb bus to device. The USB endpoint flags, as UTXDx and URXDx (x=0~5), show the USB data transmission or reception of respective endpoint had been done by usb transceiver. The associated interrupt enable bits are located in UIE, UIE1 and IEN registers.

Fig 20-3 USB Interrupt Structure



20.4. USB Special Function Registers

Before using the USB function of MG84FL54RB, the user should enable USB block function (EN_USB) and enable DLL (ACKCTL.EN_DLL in Audio SFRs) to be a 48MHz clock source for USB block. The following configuration sequence should be performed before using USB function:

Step 0: Set a correct value in CKCON by OSCin frequency.

Step 1: Set EN_USB = 1.

Step 2: Set ACKCTL.EN_DLL = 1.

Step 3: Delay 2ms.

Step 4: Set ACKCTL.UCK_SEL = 1.

In USB operation, device may go into power-down mode by the setting of firmware's interrupt service routine after device received a USB suspend event. If device wakeup from power-down mode because of the USB resume event or any enable wakeup sources, the following configuration sequence must be performed before accessing USB SFRs:

Step 0: Delay 2ms.

Step 1: Start to access USB SFRs.

EN_APLL and EN_USB are contained in the CKCON2 register, as follows.

CKCON2 (Address=BFH, Clock Control Register 2)

7	6	5	4	3	2	1	0
-	-	OSCDR0	-	EN_USB	EN_APLL	-	CK_SEL

EN_USB: USB function enable control bit. Set/Clear to enable/disable the USB function.

EN_APLL: Audio PLL enable bit. 1: Enable; 0: Disable

20.4.1. USB SFR Memory Mapping

The special function registers which are dedicated to the USB operation are grouped in the external memory address space and share the addresses 0xFF00 to 0xFFFF with the physical external data memory. That is, the user should use the instruction "**MOVX @DPTR**" to access these USB SFRs. The following table shows USB SFR memory mapping which are displayed with blue color font. Note the Audio SFRs are also located on this table and will be explained on the next chapter.

All USB SFRs would be reset by the reset sources as listed in [9 Reset Sources](#) (SYS_reset) and the most of USB SFRs would be reset when device receive the USB reset event (USB_reset) except DCON, IEN, SIOCTL registers and CONEN bit in UPCON register.

Table 20-1 USB SFR Memory Mapping

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
FFF8H									FFFFH
FFF0H		EPINDEX	TXSTAT	TXDAT	TXCON	TXFLG	TXCNT		FFF7H
FFE8H									FFE7H
FFE0H		EPCON	RXSTAT	RXDAT	RXCON	RXFLG	RXCNT		FFE7H
FFD8H	UADDR	IEN	UIE	UIFLG	UIE1	UIFLG1			FFDFH
FFD0H	SIFCFG	SDFCFG	AFCTL		GS_LCO	GS_RCO	GS_ADI	GS_MIX	FFD7H
FFC8H		UPCON			ACKCTL	HFMCTL	PFTL	PFTH	FFCFH
FFC0H	DCON		SIOCTL						FFC7H
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	

20.4.2. USB SFR Description

Table 20-2 USB SFR

SYMBOL	DESCRIPTION	"MOVX" ADDR	BIT SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
DCON	Device Control Register	C0H	-	-	-	SRWKP	EP3DIR	-	-	-	xxxx0xxxB
UADDR	USB Address Register	D8H	-	UADD6	UADD5	UADD4	UADD3	UADD2	UADD1	UADD0	x0000000B
UPCON	USB Power Control Register	C9H	CONEN	-	URWU	-	-	URST	URSM	USUS	0x0xx000B
IEN	Interrupt Enable Register	D9H	-	-	-	-	-	EFSR	EF	-	xxxxx00xB
UIE	USB Interrupt Enable Register	DAH	SOFIE	ASOFIE	-	UTXIE2	-	UTXIE1	URXIE0	UTXIE0	00x0x000B
UIFLG	USB Interrupt Flag Register	DBH	SOFIF	ASOFIF	-	UTXD2	-	UTXD1	URXD0	UTXD0	00x0x000B
UIE1	USB Interrupt Enable Register 1	DCH	FSIE	-	-	UTXIE5	URXIE4	-	URXIE3	UTXIE3	0xx00x00B
UIFLG1	USB Interrupt Flag Register 1	DDH	FSIF	-	-	UTXD5	URXD4	-	URXD3	UTXD3	0xx00x00B
EPINDEX	Endpoint Index Register	F1H	-	-	-	-	-	EPINX2	EPINX1	EPINX0	xxxxxx00B
EPCON	Endpoint Control Register	E1H	RXSTL	TXSTL	RXDBM	TXDBM	RXISO	RXEPEN	TXISO	TXEPEN	00000000B
RXSTAT	Endpoint Receive Status Register	E2H	RXSEQ	RXSETUP	STOVW	EDOVW	RXSOVW	ISOOVW	-	-	000000xxB
RXDAT	FIFO Receive Data Register	E3H	RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0	xxxxxxxxxB
RXCON	FIFO Receive Control Register	E4H	RXCLR	-	-	RXFFRC	-	-	-	-	0xx0xxxxB
RXFLG	FIFO Receive Flag Register	E5H									
RXCNT	FIFO Receive Byte Count Register	E6H	-	RXBC6	RXBC5	RXBC4	RXBC3	RXBC2	RXBC1	RXBC0	00000000B
TXSTAT	Endpoint Transmit Status Register	F2H	TXSEQ	-	-	-	TXSOVW	-	-	-	0xxx0xxxB
TXDAT	FIFO Transmit Data Register	F3H	TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0	xxxxxxxxxB
TXCON	FIFO Transmit Control Register	F4H	TXCLR	-	-	TXFFRC	-	-	-	-	0xx0xxxxB
TXFLG	FIFO Transmit Flag Register	F5H									
TXCNT	FIFO Transmit Byte Count Register	F6H	-	TXBC6	TXBC5	TXBC4	TXBC3	TXBC2	TXBC1	TXBC0	00000000B
SIOCTL	Serial I/O Control Register	C2H	DPI	DMI	-	-	SIFOE	MCKFD	MCKOE1	MCKOE0	xxxxxxxxxB

DCON (Device Control Register, Address=C0H, SYS_reset=xxx0-0xxx, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	SRWKP	EP3DIR	-	-	-

Bit7~5: Reserved, always write 0.

Bit4: SRWKP-- Short Remote Wake-up Enable.

When this bit is set to "1", the remote wake-up time which device send to upstream host would be about 1~2ms.

When this bit is cleared to "0", the remote wake-up time which device send to upstream host would be about 6~7ms. Default is cleared.

Bit3: EP3DIR-- USB Endpoint 3 Direction select.

When this bit is set to "1", EP3 will behave as an IN endpoint.

When this bit is cleared to "0", EP3 will behave as an OUT endpoint. Default is out endpoint.

Bit2~0: Reserved, always write 0.

UADDR (USB Address Register, Address=D8H, SYS/USB_reset=x000-0000, Read/Write)

7	6	5	4	3	2	1	0
-	UADD6	UADD5	UADD4	UADD3	UADD2	UADD1	UADD0

Bit7: Reserved.

Bit6~0: UADD[6:0]-- USB Function Address.

This register holds the address for the USB function. During bus enumeration, Firmware should write this register a unique value assigned by the host.

UPCON (USB Power Control Register, Address=C9H, SYS/USB_reset=0x0x-x000, Read/Write)

7	6	5	4	3	2	1	0
CONEN	-	URWU	-	-	URST	URSM	USUS

Bit7: CONEN-- USB Connect Enable.

Default is cleared to '0' after reset. Firmware should set '1' to enable connection to upper host/hub.

Bit6: Reserved.

Bit5: URWU-- USB Remote Wake-Up Trigger.

This bit is set by the firmware to initiate a remote wake-up on the USB bus when CPU is wake-up by external trigger. It will be cleared by hardware when remote-wakeup is completed. Don't set this bit unless the function is suspended

Bit4~3: Reserved.

Bit2: URST-- USB Reset Flag.

Set by hardware when the device detects the USB bus reset. If this bit is set, the chip will generate an interrupt to uC. It would be cleared by firmware when serving the USB reset interrupt. This bit is cleared when firmware writes '1' to it.

Bit1: URSM-- USB Resume Flag.

Set by hardware when the device detects the resume state on the USB bus. If this bit is set, the chip will generate an interrupt to uC. It would be cleared by firmware when serving the USB resume interrupt. This bit is cleared when firmware writes '1' to it.

Bit0: USUS-- USB Suspend Flag.

Set by hardware when the device detects the suspend state on the USB bus. If this bit is set, the chip will generate an interrupt to uC. During the USB suspend interrupt-service routine, firmware should clear this bit before enter the suspend mode. This bit is cleared when firmware writes '1' to it.

IEN (Interrupt Enable Register, Address=D9H, SYS_reset=xxxx-x00x, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	-	-	EFSR	EF	-

Bit7~3: Reserved.

Bit2: EFSR-- Enable USB Reset/Suspend/Resume interrupt flag.

If this bit is set, enables USB reset/suspend/resume interrupts which are included in UPCON register. This bit doesn't be reset USB_RESET. Default is cleared.

Bit1: EF-- Enable USB endpoint function interrupt Flag.

If this bit is set, enables global USB endpoint function interrupts which are included in UIFLG/UIFLG1 register. Transmit/receive done interrupt enable bit for USB function endpoints. This bit doesn't be reset by USB_RESET. Default is cleared.

Bit0: Reserved.

UIE (USB Interrupt Enable Register, Address=DAH, SYS/USB_reset=00x0-x000, Read/Write)

7	6	5	4	3	2	1	0
SOFIE	ASOFIE	-	UTXIE2	-	UTXIE1	URXIE0	UTXIE0

Bit7: SOFIE-- Host SOF received Interrupt Enable.

If this bit is set, enables the Host SOF received interrupt. Default is cleared.

Bit6: ASOFIE-- ART SOF received Interrupt Enable.

If this bit is set, enables the ART SOF received interrupt. Default is cleared.

Bit5: Reserve.

Bit4: UTXIE2-- USB Endpoint 2 Transmit Interrupt Enable.

If this bit is set, enables the transmit done interrupt for USB endpoint 2 (UTXD2). Default is cleared.

Bit3: Reserved.

Bit2: UTXIE1-- USB Endpoint 1 Transmit Interrupt Enable.

If this bit is set, enables the transmit done interrupt for USB endpoint 1 (UTXD1). Default is cleared.

Bit1: URXIE0-- USB Endpoint 0 Receive Interrupt Enable.

If this bit is set, enables the receive done interrupt for USB endpoint 0 (URXD0). Default is cleared.

Bit0: UTXIE0-- USB Endpoint 0 Transmit Interrupt Enable.

If this bit is set, enables the transmit done interrupt for USB endpoint 0 (UTXD0). Default is cleared.

UIFLG (USB Interrupt Flag Register, Address=DBH, SYS/USB_reset=00x0-x000, Read/Write)

7	6	5	4	3	2	1	0
SOFIF	ASOFIF	-	UTXD2	-	UTXD1	URXD0	UTXD0

Bit7: SOFIF-- Host SOF received Interrupt Flag.

This bit is set by hardware when detected a host SOF. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit6: ASOFIF-- ART SOF received Interrupt Flag.

This bit is set by hardware when detected an ART SOF. ART SOF is a synchronous signal with host SOF that will be generated by hardware expecting to detect a host SOF, even if the real host SOF is missing or corrupted. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit5: Reserved.

Bit4: UTXD2-- USB Transmit Done Flag for endpoint 2.

This bit is set by hardware when detected a transmit done on endpoint 2. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit3: Reserved.

Bit2: UTXD1-- USB Transmit Done Flag for endpoint 1.

This bit is set by hardware when detected a transmit done on endpoint 1. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit1: URXD0-- USB Receive Done Flag for endpoint 0.

This bit is set by hardware when detected a receive done on endpoint 0. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit0: UTXD0-- USB Transmit Done Flag for endpoint 0.

This bit is set by hardware when detected a transmit done on endpoint 0. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

UIE1 (USB Interrupt Enable Register 1, Address=DCH, SYS/USB_reset=xxx0-0x00, Read/Write)

7	6	5	4	3	2	1	0
FSIE	-	-	UTXIE5	URXIE4	-	URXIE3	UTXIE3

Bit1: FSIE-- Audio FS Interrupt Enable.

If this bit is set, enables the FS arrived interrupt on audio function (FSIF). Default is cleared.

Bit6~5: Reserved, always write 0.

Bit4: UTXIE5-- USB Endpoint 5 Transmit Interrupt Enable.

If this bit is set, enables the receive done interrupt for USB endpoint 4 (URXD4). Default is cleared.

Bit3: URXIE4-- USB Endpoint 4 Receive Interrupt Enable.

If this bit is set, enables the receive done interrupt for USB endpoint 4 (URXD4). Default is cleared.

Bit2: Reserved, always write 0.

Bit1: URXIE3-- USB Endpoint 3 Receive Interrupt Enable.

If this bit is set, enables the receive done interrupt for USB endpoint 3 (URXD3). Default is cleared.

Bit0: UTXIE3-- USB Endpoint 3 Transmit Interrupt Enable.

If this bit is set, enables the transmit done interrupt for USB endpoint 3 (UTXD3). Default is cleared.

UIFLG1 (USB Interrupt Flag Register 1, Address=DDH, SYS/USB_reset=xxx0-0x00, Read/Write)

7	6	5	4	3	2	1	0
FSIF	-	-	UTXD5	URXD4	-	URXD3	UTXD3

Bit7: FSIF-- Audio FS Interrupt Flag.

This bit is set by hardware when detected a audio FS cycle. UC can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit6~5: Reserve.

Bit4: UTXD5-- USB Transmit Done Flag for endpoint 5.

This bit is set by hardware when detected a transmit done on endpoint 5. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit3: URXD4-- USB Receive Done Flag for endpoint 4.

This bit is set by hardware when detected a receive done on endpoint 4. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it.

Bit2: Reserve.

Bit1: URXD3-- USB Receive Done Flag for endpoint 3.

This bit is set by hardware when detected a receive done on endpoint 3. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it. This bit is invalid only if DCON.EP3DIR is set.

Bit0: UTXD3-- USB Transmit Done Flag for endpoint 3.

This bit is set by hardware when detected a transmit done on endpoint 3. Firmware can read/write-clear on this bit. This bit is cleared when firmware writes '1' to it. This bit is invalid only if DCON.EP3DIR is unset.

EPINDEX (Endpoint Index Register, Address=F1H, SYS/USB_reset=xxxx-x000, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	-	-	EPINX2	EPINX1	EPINX0

Bit7~3: Reserved, always write 0.

Bit2~0: EPINX[2:0]-- Endpoint Index Bits [2:0]

3'b000: Function Endpoint 0.

3'b001: Function Endpoint 1.

3'b010: Function Endpoint 2.


3'b011: Function Endpoint 3.

3'b100: Function Endpoint 4.

3'b101: Function Endpoint 5.

Before accessing the following USB SFRs, firmware should switch the correct value of EPINDEX for corresponding endpoint. The following figure shows the EPINDEX switch function:

Fig 20-4 EPINDEX switch function



EPCON (Endpoint Control Register, Endpoint-Indexed, Address=E1H, SYS/USB_reset=0000-0000, Read/Write)

7	6	5	4	3	2	1	0
RXSTL	TXSTL	RXDBM	TXDBM	RXISO	RXEPEN	TXISO	TXEPEN

Bit7: RXSTL-- Receive Endpoint Stall.

Set this bit to stall the receive endpoint. When this bit is set, Device will response STALL packet to upstream host in the handshake phase except when control setup transaction happen or RXSETUP=1.

Bit6: TXSTL-- Transmit Endpoint Stall.

Set this bit to stall the transmit endpoint.

Bit5: RXDBM-- Receive Endpoint Dual Buffer Mode.

Set this bit to enable the dual buffer transfer for OUT transaction. Default is cleared.
This bit is only valid for endpoint 3 receive mode.

Bit4: TXDBM-- Transmit Endpoint Dual Buffer Mode.

Set this bit to enable the dual buffer transfer for IN transaction. Default is cleared.
This bit is only valid for endpoint 2.

Bit3: RXISO-- Receive Isochronous Type Enable.

Set this bit to configure the endpoint for Isochronous-Out transfer type. When disabled, the endpoint is for Bulk/Interrupt-Out transfer type. The default value is 0.
This bit is only valid for endpoint 3 receive mode.

Bit2: RXEPEN-- Receive Endpoint Enable.

Set this bit to enable the receive endpoint. When disabled, the endpoint does not respond to a valid OUT or SETUP token. This bit in endpoint 0 is enabled after reset.

Bit1: TXISO-- Transmit Isochronous Type Enable.

Set this bit to configure the endpoint for Isochronous-In transfer type. When disabled, the endpoint is for Bulk/Interrupt-In transfer type. The default value is 0.
This bit is only valid for endpoint 2.

Bit0: TXEPEN-- Transmit Endpoint Enable.

Set this bit to enable the transmit endpoint. When disabled, the endpoint does not respond to a valid IN token. This bit in endpoint 0 is enabled after reset.

The following table lists the maximum data packet size for each endpoint FIFO configuration:

Table 20-3 Maximum Data Packet Size for USB Endpoint

Endpoint	Maximum Data Packet Size			
	INT/BULK IN	INT/BULK OUT	ISO IN	ISO OUT
	TXDBM=0/1	RXDBM=0/1	TXDBM=0/1	RXDBM=0/1
1	64	N/A	N/A	N/A
2	64/32	N/A	64/32	N/A
3	64	64/32	64	64/32
4 (Stereo)	N/A	N/A	N/A	192
5 (Mono)	N/A	N/A	96	N/A
4 (Mono)	N/A	N/A	N/A	96
5 (Stereo)	N/A	N/A	192	N/A

RXSTAT (Endpoint Receive Status Register, Endpoint-Indexed, Address=E2H, SYS/USB_reset=0000-00xx, Read/Write)

7	6	5	4	3	2	1	0
RXSEQ	RXSETUP	STOVW	EDOVW	RXSOVW	ISOOVW	-	-

Bit7: RXSEQ-- Receive Endpoint Sequence Bit (read, conditional write).

The bit will be toggled on completion of an ACK handshake in response to an OUT token. This bit can be written by firmware if the RXOVW bit is set when written along with the new RXSEQ value.

Bit6: RXSETUP-- Received Setup Transaction.

This bit is set by hardware when a valid SETUP transaction has been received. Clear this bit upon detection of a SETUP transaction or the firmware is ready to handle the data/status stage of control transfer. Before firmware clear this bit, the device will response NAK packet in the handshake phase for the following data/status stage of control transfer.

Bit5: STOVW-- Start Overwrite Flag (read-only).

Set by hardware upon receipt of a SETUP token for the control endpoint to indicate that the receive FIFO is being overwritten with new SETUP data. This bit is used only for control endpoints.

Bit4: ED OVW-- End Overwrite Flag.

This flag is set by hardware during the handshake phase of a SETUP transaction. This bit is cleared by firmware to read the FIFO data. This bit is only used for control endpoints.

Bit3: RXSOVW-- Receive Data Sequence Overwrite Bit.

Write '1' to this bit to allow the value of the RXSEQ bit to be overwritten. Writing a '0' to this bit has no effect on RXSEQ. This bit always returns '0' when read.

Bit2: ISOOVW-- Isochronous receive data Overwrite Bit.

This bit is set by hardware as a FIFO access conflict happen when firmware read the last data and USB host send the next data in the same time. Firmware can use this bit to make sure whether the data had been overwritten or not. When this bit is set, Firmware should write '0' to clear this bit.

Bit1~0: Reserved.

RXDAT (Receive FIFO Data Register, Endpoint-Indexed, Address=E3H, SYS/USB_reset=xxxx-xxxx, Read-only)

7	6	5	4	3	2	1	0
RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0

Bit7~0: RXD[7:0]-- Receive FIFO Data.

Receive FIFO data specified by EPINDEX is stored and read from this register.

RXCON (Receive FIFO Control Register, Endpoint-Indexed, Address=E4H, SYS/USB_reset=0xx0-xxxx, Write-only)

7	6	5	4	3	2	1	0
RXCLR	-	-	RXFFRC	-	-	-	-

Bit7: RXCLR-- Receive FIFO Clear.

Set this bit to flush the entire receive FIFO. All FIFO statuses are reverted to their reset states. Hardware clears this bit when the flush operation is completed.

Bit6~5: Reserved.

Bit4: RXFFRC-- Receive FIFO Read Complete.

Set this bit to release the receive FIFO when data set read is complete. Hardware clears this bit after the FIFO release operation has been finished. After this bit had been cleared to "0" by hardware, the FIFO would be dedicated to USB transceiver to receive the incoming data in next OUT transaction.

Bit3~0: Reserved.

RXFLG (Receive FIFO Flag Register, Endpoint-Indexed, Address=E5H, SYS/USB_reset=0000-0000, Read-only)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Bit7~0: Reserved.

RXCNT (Receive FIFO Byte Count Register, Endpoint-Indexed, Address=E6H, SYS/USB_reset=x000-0000, Read-only)

7	6	5	4	3	2	1	0
-	RXBC6	RXBC5	RXBC4	RXBC3	RXBC2	RXBC1	RXBC0

Bit6~0: RXBC[6:0]-- Receive Byte Count.

Store the byte count for the data packet received in the receive FIFO specified by EPINDEX.

TXSTAT (Endpoint Transmit Status Register, Endpoint-Indexed, Address=F2H, SYS/USB_reset=0xxx-0xxx, Read/Write)

7	6	5	4	3	2	1	0
TXSEQ	-	-	-	TXSOVW	-	-	-

Bit7: TXSEQ-- Transmit Endpoint Sequence Bit (read, conditional write).

The bit will be transmitted in the next PID and toggled on a valid ACK handshake of an IN transaction. This bit can be written by firmware if the TXOVW bit is set when written along with the new TXSEQ value.

Bit6~4: Reserved.

Bit3: TXSOVW-- Transmit Data Sequence Overwrite Bit.

Write '1' to this bit to allow the value of the TXSEQ bit to be overwritten. Writing a '0' to this bit has no effect on TXSEQ. This bit always returns '0' when read.

Bit2~0: Reserved.

TXDAT (Transmit FIFO Data Register, Endpoint-Indexed, Address=F3H, SYS/USB_reset=xxxx-xxxx, Write-only)

7	6	5	4	3	2	1	0
TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0

Bit7~0: TXD[7:0]-- Transmit FIFO Data.

Data to be transmitted in the FIFO specified by EPINDEX is written to this register.

TXCON (Transmit FIFO Control Register, Endpoint-Indexed, Address=F4H, SYS/USB_reset=0xx0-xxxx, Write-only)

7	6	5	4	3	2	1	0
TXCLR	-	-	TXFFRC	-	-	-	-

Bit7: TXCLR-- Transmit FIFO Clear.

Set this bit to flush the entire transmit FIFO. All FIFO statuses are reverted to their reset states. Hardware clears this bit when the flush operation is completed.

Bit6~5: Reserved.

Bit4: TXFFRC-- Transmit FIFO Write Complete.

Set this bit to release the transmit FIFO when data write is complete. Hardware clears this bit after the FIFO release operation has been finished. Firmware should write this bit only after firmware finished writing TXCNT register. After this bit had been cleared to "0" by hardware, the data in TXFIFO would be sent by USB transceiver in next IN transaction.

Bit3~0: Reserved.

TXFLG (Transmit FIFO Flag Register, Endpoint-Indexed, Address=F5H, SYS/USB_reset=0000-0000, Write-only)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Bit7~0: Reserved.

TXCNT (Transmit FIFO Byte Count Register, Endpoint-Indexed, Address=F6H, SYS/USB_reset=xxxx-xxxx, Write-only)

7	6	5	4	3	2	1	0
-	TXBC6	TXBC5	TXBC4	TXBC3	TXBC2	TXBC1	TXBC0

Bit6~0: TXBC[6:0]-- Transmit Byte Count.

Stored the byte count for the data packet in the transmit FIFO specified by EPINDEX.

SIOCTL (Serial I/O Control Register, Address=C2H, SYS_RESET=xxxx-xxxx, Read-only)

7	6	5	4	3	2	1	0
DPI	DMI	-	-	SIFOE	MCKFD	MCKOE1	MCKOE0

Bit7: DPI-- USB DP port state, read only.

Read the port status on USB DP.

Bit6: DMI-- USB DM port state, read only.
Read the port status on USB DM.

Bit5~4: Reserved.

Bit3~0: These bits are explained in [21.3.2 Audio SFR Description](#).

Megawin Preliminary


21. Audio Function

There is an audio engine built in MG84FL54RB to handle the audio stream and supplies various audio applications. The audio engine supports 48k/24k/12k, 32k/16k/8k, 44.1k/22.05k sampling rates with on-chip audio PLL and also supports PCM and IIS audio data formats with the various backend audio codec. Digital mixer and gain controller in audio engine can be set by firmware freely to provide the flexible system design with the different audio codec.

Megawin Inc. offers a development kit which contain sample code, C language library and application note on the website <http://www.megawin.com.tw/> to help user to implement design more quickly and easily.

21.1. Audio Block Diagram

Fig 21-1 Audio Block Diagram



21.2. Audio Data Format

MG84FL54RB uses the following pins to be an audio interface:

- FSYNC: Frame sync.
- BCLK: Bit clock
- PCMDO: Audio data output
- PCMDI: Audio data input
- MCKO: Main clock output

MG84FL54RB supports the following audio data formats:

- IIS
- Left-justified
- PCM-ShortSync
- PCM-LongSync

All of these modes are MSB first. User can choose the one of above audio data formats by the setting of SIFCFG register.

21.3. Audio Special Function Registers

Before using the Audio function of MG84FL54RB, the user should set EN_USB and enable DLL by setting EN_DLL in ACKCTL SFRs. After the above actions had been done, the user just can use the Audio function of MG84FL54RB. The following configuration sequence should be performed before using Audio function:

Step 0: Set a correct value in CKCON by OSCin frequency.

Step 1: Set EN_USB = 1.

Step 2: Set ACKCTL.EN_DLL = 1.

Step 3: Delay 2ms.

Step 4: Set ACKCTL.UCK_SEL = 1.

21.3.1. Audio SFR Memory Mapping

The special function registers which are dedicated to the Audio operation are grouped in the external memory address space and share the addresses 0xFF00 to 0xFFFF with the physical external data memory. The user should use the instruction "**MOVX @DPTR**" to access these Audio SFRs. The following table shows Audio SFR memory mapping which are displayed with blue color font.

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
FFF8H									FFFFH
FFF0H		EPINDEX	TXSTAT	TXDAT	TXCON	TXFLG	TXCNT		FFF7H
FFE8H									FFE7H
FFE0H		EPCON	RXSTAT	RXDAT	RXCON	RXFLG	RXCNT		FFE7H
FFD8H	UADDR	IEN	UIE	UIFLG	UIE1	UIFLG1			FFDFH
FFD0H	SIFCFG	SDFCFG	AFCTL		GS_LCO	GS_RCO	GS_ADI	GS_MIX	FFD7H
FFC8H		UPCON			ACKCTL	SFMCTL	PFTL	PFTH	FFCFH
FFC0H	DCON		SIOCTL						FFC7H
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	

21.3.2. Audio SFR Description

SYMBOL	DESCRIPTION	"MOVX" ADDR	BIT SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
ACKCTL	Auxiliary Clock Control Register	CCH	-	-	-	ACKEN	-	-	UCK_SE L	EN_DLL	0x000x00B
SFMCTL	Audio PLL Parameter Register	CDH	-	-	FT_G1	FT_G0	-	-	-	-	00001011B
PFTL	Frame Timer Register Low	CEH	PFT7	PFT6	PFT5	PFT4	PFT3	PFT2	PFT1	PFT0	11110011B
PFTH	Frame Timer Register High	CFH	-	PFT14	PFT13	PFT12	PFT11	PFT10	PFT9	PFT8	x1011111B
SIFCFG	Serial Interface Configured Register	D0H	-	PCMI_E N	-	-	SD16EN	DFSYC	FSYCP	BCLKP	x00x0000B
SDFCFG	Serial Data Format Configured Register	D1H	AISTER O	AOMON	-	PCM8EN	-	ASRS2	ASRS1	ASRS0	00x00x111B
AFCTL	Audio Function Control Register	D2H	SIFEN	-	ADI_ME	AIFEN	LBPEN	MIXEN	ADO_ME	AOFEN	0x000000B
GS_LCO	Gain Setting Register for Left CH Output	D4H	-	-	-	LGS4	LGS3	LGS2	LGS1	LGS0	xxx00000B
GS_RCO	Gain Setting Register for Right CH Output	D5H	-	-	-	RGS4	RGS3	RGS2	RGS1	RGS0	xxx00000B
GS_ADI	Gain Setting Register for Audio Data Input	D6H	-	-	-	ADGS4	ADGS3	ADGS2	ADGS1	ADGS0	xxx00000B
GS_MIX	Gain Setting Register for Audio Mixer	D7H	-	-	-	MGS4	MGS3	MGS2	MGS1	MGS0	xxx00000B
SIOCTL	Serial I/O Control Register	C2H	DPI	DMI	-	-	SIFOE	MCKFD	MCKOE1	MCKOE0	xxx0x00B

ACKCTL (Auxiliary Clock Control Register, Address=CCH, SYS_RESET=0x00-0xxx, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	ACKEN	-	-	UCK_SEL	EN_DLL

Bit7~5: Reserved, always write 0.

Bit4: ACKEN-- Audio Clock enabled.

If this bit is set, audio portion clock will be enabled.

If this bit is cleared, audio portion clock is disabled. Default is cleared.

Bit3~2: Reserved, always write 0.

Bit1: UCK_SEL-- USB clock selection.

If this bit is set, the clock source of USB comes from DLL, fixed 4X clock multiplier.

If this bit is cleared, the clock source of USB comes from OSCin. Default is cleared.

Bit0: EN_DLL-- 4X clock multiplier enable control bit.

If this bit is set, enable the 4X clock multiplier.

If this bit is cleared, disable the 4X clock multiplier. Default is cleared.

SFMCTL (Audio PLL Parameter Register, Address=CDH, SYS_RESET=0000-1011, Read/Write)

7	6	5	4	3	2	1	0
-	-	FT_G1	FT_G0	-	-	-	-

Bit7~6: Reserved, always write 0.

Bit5~4: FT_G[1:0]-- Frame Tracking configured index.

Index the APLL 1ms locking source.

2'b00: APLL lock to local clock, count to 1ms Frame (default) .

2'b01: APLL lock to double period of uC Timer0 Over-Flow cycle.

2'b10: APLL lock to double period of uC Timer2 Over-Flow cycle.

2'b11: APLL lock to 1ms interval time on USB SOF.

Bit3~0: Reserved, always write 0001.

PFTL (Previous Frame Timer Register Low, Address=CEH, SYS_RESET=1111-0011, Read Only)

7	6	5	4	3	2	1	0
PFT7	PFT6	PFT5	PFT4	PFT3	PFT2	PFT1	PFT0

Bit7~0: PFT[7:0]-- Previous Frame Timer Low Byte.

Store Timer Count[7:0] of previous interval time of USB SOF.

PFTH (Previous Frame Timer Register High, Address=CFH, SYS_RESET=0101-1111, Read Only)

7	6	5	4	3	2	1	0
-	PFT14	PFT13	PFT12	PFT11	PFT10	PFT9	PFT8

Bit7: Reserved.

This bit must be written to "1" (default is 0).

Writing "0" for testing issue.

Bit6~0: PFT[14:8]-- Previous Frame Timer High Byte.

Store Timer Count[14:8] of previous interval time of USB SOF.

SIFCFG (Serial Interface Configured Register, Address=D0H, SYS_RESET=x00x-0000, Read/Write)

7	6	5	4	3	2	1	0
-	PCMI_EN	-	-	SD16_EN	DFSYC	FSYCP	BCLKP

Bit7: Reserved.

Bit6: PCMI_EN-- PCM Interface Enable.

If this bit is set, the audio serial interface will be set to PCM Interface.

If this bit is cleared, the audio serial interface will be set to IIS Interface. Default is cleared.

In PCM mode, the MSB is available on the first falling edge of BCLK following a FSYNC transition and the other bits will be transmitted in order. There may be unused BCLK cycles in the back of LSB depending on the setting of SD16EN bit.

In IIS mode, the MSB is available on the second raising edge of BCLK following a FSYNC transition and the other bits will be transmitted in order. There may be unused BCLK cycles in the back of LSB depending on the setting of SD16EN bit.

Fig 21-2 PCM Interface (Master Mode), ShortSync





Fig 21-3 IIS Interface (Master Mode)



Bit5~4: Reserved.

Bit3: SD16EN-- Serial Data 16 bit Enable.

If this bit is set, the audio serial interface will send a row data with 16bits timing slot.

If this bit is cleared, the audio serial interface will send a row data with 32bits timing slot. Default is cleared.

Bit2: DFSYC-- Delayed FSYNC.

In IIS mode, FSYNC output will be delayed on BCLK if this bit is set. That will fit the format for left-justified as shown in Fig 21-4. Otherwise, the output format of FSYNC will fit IIS interface.
In PCM mode, FSYNC output will be extended to fit long Fsync format as shown in Fig 21-5 if this bit is set. Otherwise, FSYNC output will fit short Fsync format. Default is cleared.

Fig 21-4 Left-justified Interface (Master Mode)





Fig 21-5 PCM Interface (Master Mode), Long Sync



Bit1: FSYCP-- FSYNC output Polarity inverted.

In IIS interface mode, FSYNC will output high on left channel slot and output low on right channel slot if this bit is set. Otherwise, FSYNC will output low on left channel slot and output high on right channel slot if this bit is cleared.

In PCM interface mode, FSYNC will output high pulse on active state if this bit is set. And FSYNC will output low pulse on active state if this bit is cleared.
Default is cleared.

Bit1: BCLKP-- BCLK output Polarity inverted.

If this bit is set, data will be strobe on falling edge and be changed on rising edge.
If this bit is cleared, data will be strobe on rising edge and be changed on falling edge.
Default is cleared.

SDFCFG (Serial Data Format Configured Register, Address=D1H, SYS_RESET=00x0-x111, Read/Write)

7	6	5	4	3	2	1	0
AISTERO	AOMON	-	PCM8EN	-	ASRS2	ASRS1	ASRS0

Bit7: AISTERO-- Audio Input Stereo enable.

If this bit is set, Audio input will be set to stereo input.
If this bit is cleared, Audio input will be set to mono input.
Default is cleared. This bit could be set only when AOMON is set.

Bit6: AOMON-- Audio Output Mono enable.

If this bit is set, Audio output will be set to mono output.
If this bit is cleared, Audio output will be set to stereo output. Default is cleared.

Bit5: Reserved.

Bit4: PCM8EN-- PCM8 Enabled on audio data format.

If this bit is set, audio data is set to PCM8 format.
If this bit is cleared, audio data is set to PCM16 format. Default is cleared.

Bit3: Reserved.

Bit2~0: ASRS[2:0]-- Audio Sampling Rate Setting index. Default is '111'.

Table 21-1 Sampling rate setting

ASRS[2:0]	Fs Setting	MCKO frequency
000	22.05K Fs	5.6448MHz
001	8K Fs	2048MHz
010	16K Fs	4.096MHz
011	32K Fs	8.192MHz
100	44.1K Fs	11.2896MHz
101	12K Fs	3.072MHz
110	24K Fs	6.144MHz
111	48K Fs	12.288MHz

AFCTL (Audio Function Control Register, Address=D2H, SYS_RESET=00x0-x111, Read/Write)

7	6	5	4	3	2	1	0
SIFEN	-	ADI_ME	AIFEN	LBPEN	MIXEN	ADO_ME	AOFEN

Bit7: SIFEN-- Audio Serial Interface Enable.

If this bit is set, audio serial interface is enabled. The function is on available when AOFEN is cleared.

If this bit is cleared, audio serial interface is disabled. Default is cleared.

Bit6: Reserved.

Bit5: ADI_ME-- Audio Input Mute Enable.

If this bit is set, audio input data will be set to zero on each memory write as mute function.

If this bit is cleared, audio input data will be written to memory. Default is cleared.

Bit4: AIFEN-- Audio Input Function Enable.

If this bit is set, audio input function is enabled.

If this bit is cleared, audio input function is disabled and PCM_DI will be reserved for GPIO. Default is cleared.

Bit3: LBPEN-- Loop Back Play Enable.

If this bit is set, audio-out stream buffer will be filled from audio input data, PCM_DI.

If this bit is cleared, audio-out stream buffer will be filled from USB host or CPU. Default is cleared.

Bit2: MIXEN-- Mixer Enable on audio output channel.

If this bit is set, the audio output will mixer audio input data.

If this bit is cleared, the digital mixer function is disabled. Default is cleared.

Bit1: ADO_ME-- Audio Output Mute Enable.

If this bit is set, audio output data will be set to zero on each memory read as mute function.

If this bit is cleared, audio output data will be read from memory. Default is cleared.

Bit0: AOFEN-- Audio Output Function Enable.

If this bit is set, audio output function is enabled.

If this bit is cleared, audio output function is disabled and PCM_DO will be reserved for GPIO. Default is cleared.

GS_LCO (Gain Setting Register on Left Channel Output, Address=D4H, SYS_RESET=xxx0-0000, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	LGS4	LGS3	LGS2	LGS1	LGS0

Bit7~5: Reserved.

Bit4~0: LGS[4:0]-- Left Channel output Gain Setting bit 4~0.

These bits will set the gain on left channel output data. The gain selection is listed in [Table 21-2 Gain setting](#).

GS_RCO (Gain Setting Register on Right Channel Output, Address=D5H, SYS_RESET=xxx0-0000, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	RGS4	RGS3	RGS2	RGS1	RGS0

Bit7~5: Reserved.

Bit4~0: RGS[4:0]-- Right Channel output Gain Setting bit 4~0.

These bits will set the gain on right channel output data. The gain selection is listed as GS_LCO.

GS_ADI (Gain Setting Register on Audio Input, Address=D6H, SYS_RESET=xxx0-0000, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	ADGS4	ADGS3	ADGS2	ADGS1	ADGS0

Bit7~5: Reserved.

Bit4~0: ADGS[4:0]-- Audio input Gain Setting bit 4~0.

These bits will set the gain on right channel output data. The gain selection is listed as GS_LCO.

GS_MIX (Gain Setting Register on Audio Mixer, Address=D7H, SYS_RESET=xxx0-0000, Read/Write)

7	6	5	4	3	2	1	0
-	-	-	MGS4	MGS3	MGS2	MGS1	MGS0

Bit7~5: Reserved.

Bit4~0: MGS[4:0]-- Audio Mixer Gain Setting bit 4~0.

These bits will set the gain on audio mixer. The gain selection is listed as GS_LCO.

Table 21-2 Gain setting

GS[4:0]	Gain Setting	GS[4:0]	Gain Setting
00000	- 54dB	10000	- 14dB
00001	- 48dB	10001	- 12dB
00010	- 42dB	10010	- 10dB
00011	- 40dB	10011	- 8dB
00100	- 38dB	10100	- 6dB
00101	- 36dB	10101	- 4dB
00110	- 34dB	10110	- 2dB
00111	- 32dB	10111	0dB
01000	- 30dB	11000	+ 2dB
01001	- 28dB	11001	+ 4dB
01010	- 26dB	11010	+ 6dB
01011	- 24dB	11011	+ 8dB
01100	- 22dB	11100	+ 10dB
01101	- 20dB	11101	+ 12dB
01110	- 18dB	11110	+ 16dB
01111	- 16dB	11111	+ 20dB

SIOCTL (Serial I/O Control Register, Address=C2H, SYS_RESET=xxxx-0000, Read/Write)

7	6	5	4	3	2	1	0
DPI	DMI	-	-	SIFOE	MCKFD	MCKOE1	MCKOE0

Bit7: DPI-- USB DP port state, read only.

Read the port status on USB DP.

Bit6: DMI-- USB DM port state, read only.

Read the port status on USB DM.

Bit5~4: Reserved.

Bit3: SIFOE-- Serial Interface Output Enabled

If this bit is set, the audio serial interface will be enabled.

If this bit is cleared, the audio serial interface is disabled. Default is cleared.

Audio serial interface includes FSYNC, BCLK, PCMD0 and PCMD1.

Bit2: MCKFD—MCKO Fast Driving.

If this bit is set, the output of this pad will drive fast.

If this bit is cleared, the pad output will drive slow. Default is cleared.

Enable this bit when the MCKO output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

Bit1~0: MCKO output frequency index. Refer to [Table 21-1 Sampling rate setting](#).

Table 21-3 MCKOE setting


MCKOE[1:0]	P03
00	uC P03
01	MCKO /4
10	MCKO /2
11	MCKO

22. ISP and IAP

22.1. Flash Memory Configuration

There are total 16K bytes of Flash Memory in MG84FL54RB device and Fig 22-1 shows the Flash configuration. The Flash can be partitioned into AP-memory, IAP-memory and ISP-memory. AP-memory is used to store user's application program; IAP-memory is used to store the non-volatile application data; and, ISP-memory is used to store the loader program for In-System Programming.

Fig 22-1 Flash Memory Configuration



Note:

In default, the samples that Megawin released had configured the flash memory for **2K ISP, 1K IAP and Lock enabled**. The 2K ISP region is inserted Megawin proprietary ISP code to perform In-System-Programming through USB DFU operation. For more detail information on USB DFU, please refer MG84FL54RB Development Kit.

22.2. In-System-Programming (ISP)

The flash memory of MG84FL54RB can be both programming by the universal Writer/Programmer or the way of In-System Programming (ISP). ISP makes it possible to update the user's application program (in AP-memory) and non-volatile application data (in IAP-memory) without removing the CPU chip from the actual end product. This useful capability makes a wide range of field-update applications possible.

Note:

- (1) Before using the ISP feature, the user should configure an ISP-memory space and pre-program the ISP code into the ISP-memory by a universal Writer/Programmer or Megawin proprietary Writer.
- (2) ISP code in the ISP-memory can program the AP-memory and IAP-memory.

22.2.1. ISP/IAP Register

The following special function registers are related to ISP/IAP:

ISPCR (Address=E7H, ISP Control Register)

7	6	5	4	3	2	1	0
ISPEN	SWBS	SWRST	CFAIL	MISPF	Reserved	MS1	MS0

Bit7: ISPEN: Set to enable ISP function.

Bit6: SWBS:

Software boot select. Set to select booting from ISP-memory, and clear to select booting from AP-memory after software reset.

Bit5: SWRST: Write '1' to trigger software reset.

Bit4: CFAIL, Command Fail indication for ISP/IAP operation.

This bit would be clear to "0" by hardware when the last ISP/IAP command had finished successfully. If this bit is set to "1" by hardware, it mean that the error would happen during the last ISP/IAP command execution.

Bit3: MISPF, Megawin proprietary ISP Flag.

If user want to excute the Megawin proprietary ISP function, user should not only set SWBS to select booting from ISP-memory, but also set this bit to trigger Megawin proprietary ISP operation before triggering software reset. If user just only set a soft reset or perform IAP flow, must write "0" on this bit.

Bit2: Reserved.

Bit1~0: MS1~MS0, ISP mode select, as listed below.

Table 22-1 ISP mode setting

MS1, MS0	ISP Mode	Operating Description
0 0	Standby	Keep the ISP/IAP hardware in the deactivated state
0 1	Read	Read data from Flash specified by the byte address in [IFADRH, IFADRL]
1 0	Byte Program	Program data to Flash specified by the byte address in [IFADRH,IFADRL]
1 1	Page Erase	Erase one page (512 bytes) specified by the page address in [IFADRH, IFADRL]

IFADRH (Address=E3H, ISP/IAP Flash Address High Register)

7	6	5	4	3	2	1	0
Address							

IFADRH is the high-byte address port for all ISP/IAP modes.

IFADRL (Address=E4H, ISP/IAP Flash Address Low Register)

7	6	5	4	3	2	1	0
Address							

IFADRL is the low-byte address port for all ISP/IAP modes.

IFD (Address=E2H, ISP/IAP Flash Data Register)

7	6	5	4	3	2	1	0
Data							

IFD is the data port register for ISP/IAP operation. The data in IFD will be written into the desired address in operating ISP/IAP write and it is the data window of readout in operating ISP/IAP read.

SCMD (Address=E6H, ISP Sequential Command Register)

7	6	5	4	3	2	1	0
SCMD							

SCMD is the command port for triggering ISP/IAP/IAPLB activity. If SCMD is filled with sequential 0x46h, 0xB9h and if ISPCR.7 = 1, ISP/IAP activity will be triggered.

22.2.2. Description for ISP Operation

Before doing ISP operation, the user should fill the bits XCKS4~XCKS0 in CKCON register with a proper value. (Refer to [8.3 Clock Register](#))

To do Page Erase (512 Bytes per Page)

- Step 1: Set [MS1,MS0]=[1,1] in ISPCR register to select Page Erase Mode.
- Step 2: Fill page address in IFADRH & IFADRL registers.
- Step 3: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

To do Byte Program

- Step 1: Set [MS1,MS0]=[1,0] in ISPCR register to select Byte Program Mode.
- Step 2: Fill byte address in IFADRH & IFADRL registers.
- Step 3: Fill data to be programmed in IFD register.
- Step 4: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

To do Read

- Step 1: Set [MS1,MS0]=[0,1] in ISPCR register to select Read Mode.
- Step 2: Fill byte address in IFADRH & IFADRL registers.
- Step 3: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.
- Step 4: Now, the Flash data is in IFD register.

22.2.3. Sample Code for ISP

The following Fig 22-2 shows a sample code for ISP operation.

Fig 22-2 Sample Code for ISP

```
*****
; Demo Program for the ISP
*****
IFD      DATA    0E2h
IFADRH   DATA    0E3h
IFADRL   DATA    0E4h
ISPTME   DATA    0E5h
SCMD     DATA    0E6h
ISPCR    DATA    0E7h
;
      MOV     ISPCR,#10000000b ;ISPCR.7=1, enable ISP
;=====
; 1. Page Erase Mode (512 bytes per page)
;=====
      ORL     ISPCR,#03h ;[MS1,MS0]=[1,1], select Page Erase Mode
      MOV     IFADRH,?? ;fill page address in IFADRH & IFADRL
      MOV     IFADRL,?? ;
      MOV     SCMD,#46h ;trigger ISP processing
      MOV     SCMD,#0B9h ;
      ;Now in processing...(CPU will halt here until complete)
;=====
; 2. Byte Program Mode
;=====
      ORL     ISPCR,#02h ;[MS1,MS0]=[1,0], select Byte Program Mode
      ANL     ISPCR,#0FEh ;
      MOV     IFADRH,?? ;fill byte address in IFADRH & IFADRL
      MOV     IFADRL,?? ;
      MOV     IFD,?? ;fill the data to be programmed in IFD
      MOV     SCMD,#46h ;trigger ISP processing
      MOV     SCMD,#0B9h ;
      ;Now in processing...(CPU will halt here until complete)
;=====
; 3. Verify using Read Mode
;=====
      ANL     ISPCR,#0FDh ;[MS1,MS0]=[0,1], select Byte Read Mode
      ORL     ISPCR,#01h ;
      MOV     IFADRH,?? ;fill byte address in IFADRH & IFADRL
      MOV     IFADRL,?? ;
      MOV     SCMD,#46h ;trigger ISP processing
      MOV     SCMD,#0B9h ;
      ;Now in processing...(CPU will halt here until complete)
      MOV     A,IFD ;data will be in IFD
      CJNE    A,wanted,ISP_error ;compare with the wanted value
      ...
ISP_error:
      ...
;
```

22.3. In-Application-Programming (IAP)

The device is *In Application Programmable* (IAP), which allows some region in the Flash memory to be used as non-volatile data storage while the application program is running. This useful feature can be applied to the application where the data must be kept after power off. Thus, there is no need to use an external serial EEPROM (such as 93C46, 24C01, ..., and so on) for saving the non-volatile data.

In fact, the operating of IAP is the same as that of ISP except the Flash range to be programmed is different. The programmable Flash range for ISP operating is located within the AP-memory, while the range for IAP operating is located within the configured IAP-memory.

Note:

- (1) Before using the IAP feature, the user should configure an IAP-memory space by using a universal Writer/Programmer or Megawin proprietary Writer.
- (2) The program code to execute IAP is located in the AP-memory and **just only** program IAP-memory **not** ISP-memory.

22.3.1. IAP-memory Boundary/Range

If ISP-memory is specified, the range of the IAP-memory is determined by IAP and the ISP starts address as listed below.

IAP higher boundary = ISP start address - 1.
IAP lower boundary = ISP start address - IAP.

If ISP-memory is not specified, the range of the IAP-memory is determined by the following formula.

IAP higher boundary = 0x3FFF.
IAP lower boundary = 0x4000 - IAP.

For example, if ISP-memory is 2K, so that ISP start address is 0x3800, and IAP-memory is 1K, then the IAP-memory range is located at 0x3400 ~ 0x37FF.

22.3.2. Update data in IAP-memory

The special function registers are related to ISP/IAP would be shown in [22.2.1 ISP/IAP Register](#).

Because the IAP-memory is a part of Flash memory, only **Page Erase, no Byte Erase**, is provided for Flash erasing. To update "one byte" in the IAP-memory, users can not directly program the new datum into that byte. The following steps show the proper procedure:

- Step 1: Save the data in the whole page (with 512 bytes) which contains the data to be updated into a buffer.
- Step 2: Erase this page (**using Page Erase mode of ISP**).
- Step 3: Update the wanted byte(s) in the buffer.
- Step 4: Program the updated data out of the buffer into this page (**using Byte Program mode of ISP**).

To read the data in the IAP-memory, users can use either the **"MOVC A, @A+DPTR"** instruction or the **Read mode of ISP**.

23. Instruction Set

The Instruction Set is fully compatible with that of the standard 8051 except the execution time, i.e., the number of clock cycles required to execute an instruction. The shortest execution time is just one system clock cycle (1/SYSCLK) and the longest is 7 system clock cycles (7/SYSCLK).

Prior to introducing the Instruction Set, users should take care the following notes:

Rn	Working register R0-R7 of the currently selected Register Bank.
direct	128 internal RAM locations, any I/O port, control or status register.
@Ri	Indirect internal RAM location addressed by register R0 or R1.
#data	8-bit constant included in instruction.
#data16	16-bit constant included in instruction.
addr16	16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64K-byte program memory address space.
addr11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.
rel	Signed 8-bit offset byte. Used by SJMP and all conditional jumps. Range is –128 to +127 bytes relative to first byte of the following instruction.
bit	128 direct bit-addressable bits in internal RAM, any I/O pin, control or status bit.

23.1. Arithmetic Operations

Mnemonic	Description	Byte	Execution Clock Cycles
ARITHMETIC OPERATIONS			
ADD A,Rn	Add register to ACC	1	2
ADD A,direct	Add direct byte to ACC	2	3
ADD A,@Ri	Add indirect RAM to ACC	1	3
ADD A,#data	Add immediate data to ACC	2	2
ADDC A,Rn	Add register to ACC with Carry	1	2
ADDC A,direct	Add direct byte to ACC with Carry	2	3
ADDC A,@Ri	Add indirect RAM to ACC with Carry	1	3
ADDC A,#data	Add immediate data to ACC with Carry	2	2
SUBB A,Rn	Subtract register from ACC with borrow	1	2
SUBB A,direct	Subtract direct byte from ACC with borrow	2	3
SUBB A,@Ri	Subtract indirect RAM from ACC with borrow	1	3
SUBB A,#data	Subtract immediate data from ACC with borrow	2	2
INC A	Increment ACC	1	2
INC Rn	Increment register	1	3
INC direct	Increment direct byte	2	4
INC @Ri	Increment indirect RAM	1	4
INC DPTR	Increment data pointer	1	1
DEC A	Decrement ACC	1	2
DEC Rn	Decrement register	1	3
DEC direct	Decrement direct byte	2	4
DEC @Ri	Decrement indirect RAM	1	4
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	5
DA A	Decimal Adjust ACC	1	4

23.2. Logic Operations

Mnemonic	Description	Byte	Execution Clock Cycles
LOGIC OPERATIONS			
ANL A,Rn	AND register to ACC	1	2
ANL A,direct	AND direct byte to ACC	2	3
ANL A,@Ri	AND indirect RAM to ACC	1	3
ANL A,#data	AND immediate data to ACC	2	2
ANL direct,A	AND ACC to direct byte	2	4
ANL direct,#data	AND immediate data to direct byte	3	4
ORL A,Rn	OR register to ACC	1	2
ORL A,direct	OR direct byte to ACC	2	3
ORL A,@Ri	OR indirect RAM to ACC	1	3
ORL A,#data	OR immediate data to ACC	2	2
ORL direct,A	OR ACC to direct byte	2	4
ORL direct,#data	OR immediate data to direct byte	3	4
XRL A,Rn	Exclusive-OR register to ACC	1	2
XRL A,direct	Exclusive-OR direct byte to ACC	2	3
XRL A,@Ri	Exclusive-OR indirect RAM to ACC	1	3
XRL A,#data	Exclusive-OR immediate data to ACC	2	2
XRL direct,A	Exclusive-OR ACC to direct byte	2	4
XRL direct,#data	Exclusive-OR immediate data to direct byte	3	4
CLR A	Clear ACC	1	1
CPL A	Complement ACC	1	2
RL A	Rotate ACC Left	1	1
RLC A	Rotate ACC Left through the Carry	1	1
RR A	Rotate ACC Right	1	1
RRC A	Rotate ACC Right through the Carry	1	1
SWAP A	Swap nibbles within the ACC	1	1

23.3. Data Transfer

Mnemonic	Description	Byte	Execution Clock Cycles
DATA TRANSFER			
MOV A,Rn	Move register to ACC	1	1
MOV A,direct	Move direct byte o ACC	2	2
MOV A,@Ri	Move indirect RAM to ACC	1	2
MOV A,#data	Move immediate data to ACC	2	2
MOV Rn,A	Move ACC to register	1	2
MOV Rn,direct	Move direct byte to register	2	4
MOV Rn,#data	Move immediate data to register	2	2
MOV direct,A	Move ACC to direct byte	2	3
MOV direct,Rn	Move register to direct byte	2	3
MOV direct,direct	Move direct byte to direct byte	3	4
MOV direct,@Ri	Move indirect RAM to direct byte	2	4
MOV direct,#data	Move immediate data to direct byte	3	3
MOV @Ri,A	Move ACC to indirect RAM	1	3
MOV @Ri,direct	Move direct byte to indirect RAM	2	3
MOV @Ri,#data	Move immediate data to indirect RAM	2	3
MOV DPTR,#data16	Load DPTR with a 16-bit constant	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to ACC	1	4
MOVC A,@A+PC	Move code byte relative to PC to ACC	1	4
MOVX A,@Ri	Move on-chip XRAM (8-bit address) to ACC	1	3
MOVX A,@DPTR	MOVE ON-CHIP XRAM (16-BIT ADDRESS) TO ACC	1	3
MOVX @Ri,A	MOVE ACC TO ON-CHIP XRAM (8-BIT ADDRESS)	1	4
MOVX @DPTR,A	MOVE ACC TO ON-CHIP XRAM (16-BIT ADDRESS)	1	3
MOVX A,@Ri	Move external RAM (8-bit address) to ACC	1	7
MOVX A,@DPTR	MOVE EXTERNAL RAM (16-BIT ADDRESS) TO ACC	1	7
MOVX @Ri,A	MOVE ACC TO EXTERNAL RAM (8-BIT ADDRESS)	1	7
MOVX @DPTR,A	MOVE ACC TO EXTERNAL RAM (16-BIT ADDRESS)	1	7
PUSH direct	PUSH DIRECT BYTE ONTO STACK	2	4
POP direct	POP DIRECT BYTE FROM STACK	2	3
XCH A,Rn	EXCHANGE REGISTER WITH ACC	1	3
XCH A,direct	EXCHANGE DIRECT BYTE WITH ACC	2	4
XCH A,@Ri	EXCHANGE INDIRECT RAM WITH ACC	1	4
XCHD A,@Ri	EXCHANGE LOW-ORDER DIGIT INDIRECT RAM WITH	1	4

23.4. Boolean Variable Manipulation

Mnemonic	Description	Byte	Execution Clock Cycles
BOOLEAN VARIABLE MANIPULATION			
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	4
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	4
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	4
ANL C,bit	AND direct bit to Carry	2	3
ANL C,/bit	AND complement of direct bit to Carry	2	3
ORL C,bit	OR direct bit to Carry	2	3
ORL C,/bit	OR complement of direct bit to Carry	2	3
MOV C,bit	Move direct bit to Carry	2	3
MOV bit,C	Move Carry to direct bit	2	4

23.5. Program and Machine Control

Mnemonic	Description	Byte	Execution Clock Cycles
PROGRAM AND MACHINE CONTROL			
ACALL addr11	Absolute subroutine call	2	6
LCALL addr16	Long subroutine call	3	6
RET	Return from subroutine	1	4
RETI	Return from interrupt subroutine	1	4
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if ACC is zero	2	3
JNZ rel	Jump if ACC not zero	2	3
JC rel	Jump if Carry is set	2	3
JNC rel	Jump if Carry not set	2	3
JB bit,rel	Jump if direct bit is set	3	4
JNB bit,rel	Jump if direct bit not set	3	4
JBC bit,rel	Jump if direct bit is set and then clear bit	3	5
CJNE A,direct,rel	Compare direct byte to ACC and jump if not equal	3	5
CJNE A,#data,rel	Compare immediate data to ACC and jump if not equal	3	4
CJNE Rn,#data,rel	Compare immediate data to register and jump if not equal	3	4
CJNE @Ri,#data,rel	Compare immediate data to indirect RAM and jump if not	3	5
DJNZ Rn,rel	Decrement register and jump if not equal	2	4
DJNZ direct,rel	Decrement direct byte and jump if not equal	3	5
NOP	No operation	1	1

24. Absolute Maximum Rating

Parameter	Rating	Unit
Ambient temperature under bias	-55 ~ + 125	°C
Storage temperature	-65 ~ + 150	°C
Voltage on any GPIO pin or RST with respect to Ground	-0.3 ~ VDD_IO + 0.3	V
Voltage on DP , DM and PLL_CV with respect to Ground	-0.3 ~ VDDA , VDD_PLL + 0.3	V
Voltage on VDD_IO with respect to Ground	-0.5 ~ + 6.2	V
Voltage on VDDA , VDD_PLL , VDD_CORE with respect to Ground	-0.3 ~ +4.2	V
Maximum total current through VDD and Ground	400	mA
Maximum output current sunk by any Port pin	40	mA

Note:

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

25. Electrical Characteristics

25.1. Global DC Electrical Characteristics

VSS = 0V, TA = 25 °C, VDD_IO= 5.0V, VDD_CORE= VDDA= VDD_PLL= 3.3V, unless otherwise specified

Symbol	Parameter	Test Condition	Limits			Unit
			min	typ.	max	
V _{IH1}	Input High voltage for P0,P1,P2 and P3	VDD_IO= 5.0V	2.0			V
V _{IH2}	Input High voltage for RESET pin	VDD_IO= 5.0V	3.5			V
V _{IL}	Input Low voltage	VDD_IO= 5.0V			0.8	V
I _{OL}	Output Low current	V _{PIN} = 0.45V	12	20		mA
I _{OH1}	Output High current(push-pull)	V _{PIN} = 2.4V	12	20		mA
I _{OH2}	Output High current(Quasi-bidirectional)	V _{PIN} = 2.4V		220		uA
I _{IL1}	Logic 0 input current(Quasi-bidirectional)	V _{PIN} = 0.45V		17	50	uA
I _{IL2}	Logic 0 input current(Input-Only)	V _{PIN} = 0.45V		0	10	uA
I _{LK}	Input Leakage current(Open-Drain output)	V _{PIN} = VDD_IO		0	10	uA
I _{H2L}	Logic 1 to 0 transition current	V _{PIN} = 1.8V		230	500	uA
I _{OP}	Operating current	SYSCLK = 12MHz		12	18	mA
I _{IDLE}	Idle mode current	SYSCLK = 12MHz		6	9	mA
I _{PD}	Power down current	VDD_IO= 5.0V		0.1	10	uA
R _{RST}	Internal reset pull-down resistance	VDD_IO= 5.0V	100		150	Kohm

VSS = 0V, TA = 25 °C, VDD_IO= VDD_CORE= VDDA= VDD_PLL= 3.3V, unless otherwise specified

Symbol	Parameter	Test Condition	Limits			Unit
			min	typ.	max	
V _{IH1}	Input High voltage for P1 and P3	VDD_IO= 3.3V	2.0			V
V _{IH2}	Input High voltage for RESET pin	VDD_IO= 3.3V	2.8			V
V _{IL}	Input Low voltage	VDD_IO= 3.3V			0.8	V
I _{OL}	Output Low current	V _{PIN} = 0.45V	8	14		mA
I _{OH1}	Output High current(push-pull)	V _{PIN} = 2.4V	4	8		mA
I _{OH2}	Output High current(Quasi-bidirectional)	V _{PIN} = 2.4V		64		uA
I _{IL1}	Logic 0 input current(Quasi-bidirectional)	V _{PIN} = 0.45V		7	50	uA
I _{IL2}	Logic 0 input current(Input-Only)	V _{PIN} = 0.45V		0	10	uA
I _{LK}	Input Leakage current(Open-Drain output)	V _{PIN} = V _{CC}		0	10	uA
I _{H2L}	Logic 1 to 0 transition current(P1,3)	V _{PIN} = 1.4V		100	600	uA
I _{OP}	Operating current	SYSCLK = 12MHz		9	14.5	mA

I _{IDLE}	Idle mode current	SYSCLK = 12MHz		3.5	5.3	mA
I _{PD}	Power down current	VDD_IO= 3.3V		0.1	10	uA
R _{RST}	Internal reset pull-down resistance	VDD_IO= 3.3V	160		240	Kohm

25.2. USB Transceiver Electrical Characteristics

VSS = 0V, TA = 25 °C, VDD_IO= 2.4V~5.5V, VDD_CORE= VDDA= VDD_PLL= 3.3V, unless otherwise specified

Symbol	Parameter	Test Condition	Limits			Unit
			min	typ	max	
Transmitter						
V _{OH}	Output High Voltage		2.8			V
V _{OL}	Output Low Voltage				0.8	V
V _{CRS}	Output Cross Over point		1.3		2.0	V
Z _{DRVH}	Output Impedance on Driving High		28		44	ohm
Z _{DRVL}	Output Impedance on Driving Low		28		44	ohm
R _{PU}	Pull-Up Resistance	On DP	1.425	1.5	1.575	Kohm
T _R	Output Rise Time		4		20	ns
T _F	Output Fall Time		4		20	ns
Receiver						
V _{DI}	Differential Input Sensitivity	DP – DM	0.2			V
V _{CM}	Differential Input Common Mode Range		0.8		2.5	V
I _L	Input Leakage current	Pull-up Disabled		<1.0		uA

26. Field Applications


- Home Appliance
- Healthcare
- POS Control
- Wireless Dongle
- Joy Stick
- Wireless Keyboard/Mouse

27. Order Information

Part Number	Temperature Range	Package	Packing	Operation Voltage
MG84FL54RBD	-40°C~85°C	LQFP-48	Tray	3.3V

28. Package Dimension

MG84FL54RBD (LQFP-48)



29. Revision History

Version	Date	Page	Description
V0.9	2008/11		- Initial version.
V0.97	2008/12	P95,96	- Add maximum rating and Electrical Characteristics.
V1.0	2009/01		- Modify typing error
			-
			-